

MCp0411100101 microprocessor includes a multicellular CPU core, which is the first processor core with a radically new (post-Neumann) multicellular architecture developed in Russia. Multicellular processor is designed for a wide range of control tasks and digital signal processing in applications that require minimum power consumption and high performance. Given multicellular processor consists of 4 cells (coherent processing units) combined by intellectual commutation environment.

Peculiarities:

- Cell amount -4
- Processor word 32/64 бита
- DM 128KiB (4*4K*64)
- PM 128KiB (4*4K*64)
- ROM 256KiB ¹
- operation block under floating point numbers (in each cell)
- Clock frequency -100 MHz
- Processor performance 2,4 GFLOPS;

General characteristics:

- Package QFP-208
- Operation environment (-60 $\dots +125$)
- Maximum power consumption:
- Cores 1.08W with frequency 100MHz
- Peripherals 80мВт
- Supply voltage (separate): cores 1,8V, peripheral 3,3V

Peripheral devices:

- 2 SPI interfaces with slave devices' selector (in "master" mode)
- 4 universal asynchronous receiver/transmitters UART with FIFO for receive-transmit
- 2 I2C interfaces (one "master" and one "slave")
- I2S interface (one "master", receive data)
- $\bullet\,$ Ethernet MAC controller 10/100Mb/s
- USB 1.1 FS (device) controller with continious external interface for receive-transmit connection
- RTC with calendar
- 7 GP timers
- 4 input-output ports, total amount of input-output ports 104
- PWM controller with 4 channels
- watchdog timer

 $^{^1 \}mathrm{information}$ about supporting ROM в п. 2



Contents

1	\mathbf{Intr}	oducti	on	5
2	\mathbf{Typ}	e code	s and abbreviations	6
	2.1	List of	abbreviations	6
	2.2	conven	tional Type Codes	6
3	Des	criptio	n	8
	3.1	Genera	al technical characteristics	8
	3.2	MP st	ructure	9
4	Cen	tral pr	ocessor unit	11
	4.1	Electro	onic core	11
		4.1.1	Registers	12
			4.1.1.1 Index registers	12
			4.1.1.2 Control registers	13
	4.2	Interru	pt controller	14
			4.2.0.3 Interrupt structure	15
		4.2.1	Interrupt controller structure	16
		4.2.2	Interrupt controller register	17
		4.2.3	Interrupt handling order	17
	4.3	System	n timer	18
		4.3.1	Operation mode	18
5	Peri	pheral	devices	20
	5.1	Input-	output port (GPIO)	20
		5.1.1	Brief characteristics	20
		5.1.2	GPIO functioning	20
		5.1.3	Register description	22
	5.2	UART	(UARTx) interface	24
		5.2.1	Brief characteristics	24
		5.2.2	Data transmission	24
		5.2.3	Data receipt	25
		5.2.4	Transmission speed settings	26
		5.2.5	Self-test modes	26
			5.2.5.1 Self-test mode on interface line level	26
			5.2.5.2 Self-test mode on data level \ldots \ldots \ldots \ldots \ldots \ldots	26

Rev





	5.2.6	Interrupt formation
		5.2.6.1 Receiver pending interrupt mode
	5.2.7	Registers' description
5.3	SPI in	terface (SPIx) $\ldots \ldots 31$
	5.3.1	General characteristics
	5.3.2	3-wire operation $\ldots \ldots 33$
	5.3.3	Data receive and transmit
	5.3.4	SCK clock signal
	5.3.5	Operation in «master» mode
	5.3.6	Operation in «slave» mode
	5.3.7	Description of registers
5.4	Interfa	ace I^2C «master» (I2C0)
	5.4.1	Brief characteristics
	5.4.2	General description of receive-transmit protocol
	5.4.3	Carrier frequency generation
	5.4.4	Interface operation algorythm
		5.4.4.1 Data record $\ldots \ldots 40$
		5.4.4.2 Data reading $\ldots \ldots 41$
	5.4.5	Description of registers
5.5	Interfa	ace I^2C «slave» (I2C1)
	5.5.1	Brief characteristics
	5.5.2	General description of receive-transmit protocol
	5.5.3	Carrier frequency generation
	5.5.4	Interface operation algorythm
		5.5.4.1 Data receipt from «master»
		5.5.4.2 Data transmission to «master»
	5.5.5	description of registers
5.6	Contr	oller $I^2 S(I2Sx)$
	5.6.1	Brief characteristics
	5.6.2	Bus general description I^2S
	5.6.3	Description of registers
5.7	genera	al purpose timer (GPTIMx) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 57$
	5.7.1	Brief characteristics
	5.7.2	Work alogorythm
	5.7.3	Register description
5.8	Contr	oller Ethernet(Ethernet0) $\ldots \ldots 61$
	5.8.1	Brief description

Rev





		5.8.2	0	62
		5.8.3		62
		5.8.4		62
			1 0	62
			1 1	63
			5.8.4.3 Data transmission	63
			5.8.4.4 Descriptor operation after data transmission completion	63
		5.8.5	Receiver DMAC	64
			5.8.5.1 Descriptor setting \ldots \ldots \ldots \ldots \ldots \ldots \ldots	64
			5.8.5.2 Data receipt \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots	64
			5.8.5.3 Descriptor processing after date transmission is finished	65
		5.8.6	Description of registers	66
	5.9	USB(U	$JSBx)$ controller $\ldots \ldots \ldots$	69
		5.9.1	Brief characteristics	69
		5.9.2	Registers' description	71
	5.10	PWM	${\rm controller} \ ({\rm PWMx}) \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots $	75
		5.10.1	Brief characteristics	75
		5.10.2	PWM initialization	75
		5.10.3	PWM operation modes	76
		5.10.4	PWM Interrupts	76
		5.10.5	PWM pulse duration	76
		5.10.6	Description of registors	77
6	\mathbf{Pro}	cessor	's pinmap assignation	80
	6.1	Assign	ation of processor outputs in QFP208 package	80
	6.2	Assign	ation of processor outputs in QFP240 package	85
	6.3	Assign	ation of processor outputs in LQFP128 package	90
	6.4	Assign	ation of processor outputs in LQFP144 package	91
	6.5	Proces	sor output diagram in QFP208 package \ldots \ldots \ldots \ldots \ldots \ldots	92
	6.6	Proces	sor output diagram in QFP208 package \ldots \ldots \ldots \ldots \ldots \ldots	93
	6.7	Proces	sor output diagram in LQFP128 package	93
	6.8	Proces	sor output diagram in LQFP144 package	93
7	Elec	etric cł	naracteristics	94
	7.1	Electri	ical characteristics of input-output ports	94
\mathbf{A}	Ann	notatio	n	95

6

 $\mathbf{7}$



1 Introduction

The document describes the features and capabilities of the microprocessor MSp0411100101 in plastic QFP-208 and ceramic-metal SQFP-240 (4245.240-6) packages, its internal organization, storing devices' address space, and gives an overview of the microprocessor peripherals.

Multicellular microprocessor MCp0411100101 in plastic QFP-208 package is designed to implement a wide range of control tasks and signal digital processing in applications that require minimal power consumption and high performance, such as:

- industrial automation systems from smart sensors to engine control system;
- universal navigation receivers GLONASS/GPS/Galileo/COMPASS(China)/IRNSS(India)/ QZSS(Japan);
- mobile phones;
- 3D video technology;
- in-car electronics for smart on-board systems, which control traffic conditions and warn a driver about danger and traffic jams;
- safety systems automatically detecting "insiders" and "outsiders".

Multicellular processor MCp0411100101 in ceramic-metal CQFP- 240 (4245.240-6) package is designed for special applications requiring extra resistance.



2 Type codes and abbreviations

2.1 List of abbreviations

- MP microprocessor;
- SW software;
- MSb most significant bit;
- MSB most significant bit;
- LSb least significant bit;
- LSB least significant bit;
- RAM random access memory;
- PU peripheral unit;
- DDC direct digital control;
- PBR physical block RAM;
- PM program memory;
- DM data memory;
- LPF low-pass filter;
- ACEM access controller to external memory;
- DMA direct memory access;
- GPR- general purpose register (s);

2.2 conventional Type Codes

- '1', '0'— state of logical item, logical zero, accordingly;
- REG(BIT) this record is used for pointing bit in register, where REG is register's name, and BIT is an indication of bit group in it. For example, "bit I2CxCR(EN)" signifies that there is a designation at EN bit of I2CxCR register, and "I2CxPSC(PSC)" signifies bit group PSC. To find out more details about designated registers and bits, see these registers' description



PUx, BLOCKx, PUxREG — In the notations of registers, PU and MP names sumbol "x" can be used. This is digit replacement, for example, there are several identical peritheral UART blocks possessing digits 0,1 and so on. For UART0 "x" it is 0. If there is I2CxCR register then register for I2C0 is being called I2C0CR



3 Description

3.1 General technical characteristics

Conventions	MCp041p100101
General purpose of function	64-bit microcomputer
Multicellular core	4 cells $32/64$ bits
Floating point arithmetic block (corresponds ieee754)	single precision
Peak performance	24 MFLOPS/MHz
Internal scratch-pad store, PM/DM KiB	128/128
User inputs-outputs, units	104
USB 1.1 FS device, units	1
UART, units	4
SPI, units	3
I2C	1 leading, 1 slave
I2S	1 leading (received data)
PWM, channels	4
RTC with calendar, units	1
Ethernet 10/100, units	1

Table 2: List of recommended FLASH ROM to use with processor $\mathrm{MCp0411100101}$

[№] Section	Nomenclature	Producer	Volume, Mb	Temperature range	Recommended by Russian Min- istry of Defense 1				
1	XCF04S	Xilinx	4	$-40^{\circ}C \dots + 85^{\circ}C$	no				
2	XCF08P	Xilinx	8	$-40^{\circ}C$ $+85^{\circ}C$	no				
3	XCF16P	Xilinx	16	$-40^{\circ}C \dots + 85^{\circ}C$	yes				
4	XCF32P	Xilinx	32	$-40^{\circ}C \dots + 85^{\circ}C$	yes				

Notes:

¹ "Rationally unified and optimized foreign-made ECB nomenclature for application in REA «Nomenclature 2012» Book 2



3.2 MP structure




Figure 1: General structure MCp041p100101

DDC:

• interrupt controller with exception handling device;



- core, designed for calculations and control functions implementation;
- system timer;
- in-curcuit debugging modules;
- data and system bus access interfaces;
- system registers and general purpose registers.

Peripheral bus:

• For description of peripheral bus linking see Section 5



4 Central processor unit

4.1 Electronic core

The core includes:

- 4 processing blocks (PB), having numbering [0, 3];
- commutation environment, combining PC;
- field of system registers and general purpose registers (GPR);
- commutator for DM and PU access;

MP core's structural scheme is displayed on fig. 2




Figure 2: Core's structural scheme



PB is a set of control and execution units, has developed command system. PB includes integer ALU and processing block with single precision floating-point. Fig. 2 shows that PBs have independent data and instruction channels, GPR outputs, system registers, and inter-connected commutation environment.

Data is only received through instruction channel, there are no opportunities to write PM. Transitions to all directions are possible through data channel. DM blocks are accessable through commutator.

4.1.1 Registers

All the registers, except the system ones have a width of 64 bits. Registers' reading / writing is implemented via specialised commands.

Register types	Number
General purpose	e registers
	0-7
reserved	8-31
Index regis	ters
	32-47
Control regi	isters
PSW	48
INTR	49
MSKR	50
ER	51
IRETADDR	52
STVALR	53
STCR	54
IHOOKADDR	55
INTNUMR	56
MODR	57

4.1.1.1 Index registers are used for indirect addressing and have the following logical structure:

Bit numbers	6348	4732	310
	Index(Index)	Mask(Mask)	Base (Base)

In general, when using the register of this type as an operation argument, the value of the argument is generated according to the following algorithm:

• calculation of executive address:

$$Address = Index + Base$$

• data memory addressing at the executive address "Address" to read argument value in accordance with the type of used operation. Modification of index register's value



is performed hardwarily upon completion of the paragraph in case when relevant bit PSW(MODR) is set in accordance with the following formula:

$$Index = ((Index | \overline{Mask}) + 1) \& Mask$$

where | — bit-to-bit operation «OR», & — bit-to-bit operation «AND», \overline{X} — bit-to-bit operation of reversing

4.1.1.2 Control registers Processor includes the following control registers:

Register	Register number	Access	Description
PSW	30h	RW	Control register
INTR	31h	RW	Interrupt register
MSKR	32h	RW	Mask interruption register
ER	33h	RC	Error register
IRETADDR	34h	R	Return address register
STVALR	35h	RW	Counter period
STCR	36h	RW	Counter control register
IHOOKADDR	37h	RW	Register of initial interrupt handler's address
INTNUMR	38h	R	Number of formulated interruption
MODR	39h	RW	Register of index regisers' modification



4.2 Interrupt controller

MP interrupt system enables handling of 37 interrupts. Source with the number "0" is of the highest priority during interrupt processing. Work with interruptions in MCp0411100101 has features described in section A.

0	Unmasked internal interruption (INMI)
1	Unmasked external interruption (ENMI)
2	Unmasked exclusion in hardware (PERE)
3	Unmasked program exclusion (PPGE)
4	
5	System timer interruption (STI0)
6	System timer interruption (STI1)
7	System timer interruption (STI2)
8	System timer interruption (STI3)
9	Software interruption (SWI0)
10	Software interruption (SWI1)
11	Software interruption (SWI2)
12	Software interruption (SWI3)
13	r ()
14	
15	
16	Masked interruption from UART0
17	Masked interruption from UART1
18	Masked interruption from UART2
19	Masked interruption from UART3
20	Masked interruption from I2C0
21	Masked interruption from I2C1
22	Masked interruption from SPI0
23	Masked interruption from SPI1
24	Masked interruption from SPI2
25	Masked interruption from I2S0
26	Masked interruption from GPTIM0
27	Masked interruption from GPTIM1
28	Masked interruption from GPTIM2
29	Masked interruption from GPTIM3
30	Masked interruption from GPTIM4
31	Masked interruption from GPTIM5
32	Masked interruption from GPTIM6
33	Masked interruption from PWM0
34	Masked interruption from RTC
35	Masked interruption from GPIOA
36	Masked interruption from GPIOB
37	Masked interruption from GPIOC
38	Masked interruption from GPIOD
39	Masked interruption from ETHERNET0
40	Masked interruption from USB0
41	



4.2.0.3 Interrupt structure Interrupts can be divided into two groups: system and peripheral. System interrupt occupy addresses from 0 to 15 in interrupt controller and are of a more priority in comparison with peripheral. System interrupts with numbers from 0 to 4 are unmasked. Peripheral interrupts occupy addresses from 16 to 63.



4.2.1 Interrupt controller structure




Figure 3: Interrupt controller block diagram

Interrupt controller performs the following functions:

- detects interrupt of the highest priority on each clock and forms its number on bus INTNUM;
- processes information about software and hardware faults, transmits signals of their occurance into interrupt controller, what leads to interrupt request formation.

3 error signal groups are transmitted from CPU to interrupt controller during execution program under which signal PRGE is formed in exception handler:

- DZ divide by zero implementation trial;
- II nonexistent instruction is selected;
- IA nonexistent address is formed.

hresp signals are transmitted from peripheral device bus to an exception handler, which line state informs about errors or their absence when accessing to bus. PERE signal occurs in case of error.

Each CPU also generates SWT signal - software timer interrupt, and SWI-software interrupt tion Interrupt request signals from each peripheral device (interrupts [24:0]) are also received from peripheral device bus. From MP input signal /enmi is received - external unmasked interruption.



4.2.2 Interrupt controller register

The following registers are designed for interrupt system operation and interrupt handling program functioning:

Register	Access	Description							
FORCE	W	Interrupt setting register.							
INTR	RW	Interrupt register.							
MASK	RW	Interrupt mask register.							
ER R		Error register.							
INTNUM	R	Received interrupt number register.							

FORCE register is write-only. Writing 1 to any bits of this register forms a single pulse at interrupt register input which in turn causes relevant bit setting in the INTR register. On the next clock cycle after writing 1 to any bits of this register, all bits of this register will be reset to 0.

INTR register is available for both reading and writing. Writing 1 to any bits of this register will cause reset of relevant bits in this register to 0. This register is a latch register, and it captures come received data at its input until it will be reset by writing 1 to relevant bits.

MASK register is available for both reading and writing. To enable interrupts with certain numbers, you need to put 1 into relevant register bits.

Register ER is read-only, this register contains information about software and hardware failures.

INTNUM register is read-only, this register contains the number of the highest priority interrupt among those waiting for processing at the given moment.

4.2.3 Interrupt handling order



4.3 System timer

System timer is designed to generate set periodic or single time slots. The timer is decremented spinner with clock signal divider at the input. Spinner's initial value is recorded in STVALR register, control through STCR register. Interrupt processing request is formed after specified time slot completion.




Figure 4: system timer block diagram

Fig.4 shows timer block diagram. Below are formulas for calculating intervals' frequency and period formed

• formed interval period:

$$T = T_{clk} \cdot PREDIV \cdot CNTVAL$$

• time slot passing frequency:

$$F = \frac{F_{clk}}{PREDIV \cdot CNTVAL};$$

by passing the divider. Therefore in the formula substitute 1 instead <code>PREDIV</code> .

4.3.1 Operation mode

• Single time slot formation – Timer is started by the user (B 6µT STCR(EN)='1'), and when timer spinner reaches value «0», timer issues interrupt processing request, thereafter '0'is set in STCR(EN) bit, and timer stops until the next value write '1'in STCR(EN);



• Periodic time slot generation – The timer is started and stopped by the user (into STCR(EN) bit corresponding value is written). When timer reaches value «0», timer issues interrupt handling request, spinner is being reloaded with the value set by user in STVALR register and timer operation continues until the user writes the value in STRCR(EN) bit.

When writing in STVALR register new value will be transferred to the spinner at its next reboot, when it reaches "0". If, during operation register STCR is changed, then the timer will stop immediately and start with the new parameters. It is strongly recommended before changing timer operation mode first to stop it writing STCR(EN)='0', then to set the new values in STCR register. It is forbidden to change STVALR register's value into 0 and change STCR after that. This may cause interrupt handling request.



5 Peripheral devices

5.1 Input-output port (GPIO)

5.1.1 Brief characteristics

- MP contains 2 32-bit ports, 1 24-bit ports and 1 16-bit;
- Each port bit can be individually configured at inputs or outputs and can optionally generate interrupts;
- interrupt request can be formed in accordance with signal level or edge (front/back);
- port inputs-outputs can be switched to alternative function;




Figure 5: Block diagramm of i line GPIO

5.1.2 GPIO functioning

Input-output ports are implemented as bi-directional buffers with programmable output definition. Each buffer's input is synchronized by means of two series-connected flip-flops



to prevent the possibility of metastability. The synchronized value may be read from data receiving register (GPIOxIN) of input-output port. The output definition is controlled by transmission permit register (GPIOxDIR). Logical unit ('1') in the given bit of input-output port configures its corresponding line to the output. The output value is taken from the register of the transmitted data (GPIOxOUT) of input-output port.

Each input-output port line can be configured to form an interrupt. Formation of interrupt is controlled by three registers: interrupt mask register (GPIOxMSK), register of interrupt event settings, signal polarity register (GPIOxPOL), and signal component register (GPI-OxEDG). To enable the interrupt corresponding interrupt mask bit has to be set (one). If signal component register is reset (zero), an interrupt is generated by signal level. If signal polarity register is reset (zero), an interrupt occurs in case of active low level signal, if signal component register is set (one), an interrupt is generated by signal edge. If signal polarity register is reset (zero), an interrupt is case of front signal edge. If signal polarity register is reset (zero), an interrupt occurs in case of front signal edge. If signal polarity register is set (one), an interrupt occurs in case of front signal edge.

Each input-output port can be shared for other signal types that perform alternate functions. To enable the task of some port line's alternate functions task corresponding bit (one) is to be set in alternative functions permit register (GPIOxBPS) A description of all inputsoutputs in MP find in Section 6



5.1.3 Register description

General purpose input-output ports:

GPIOA: basic address - 0xC01F 0000; port width - 32 bits.

GPIOB: basic address - 0xC01F 0100; port width - 32 bits.

GPIOC: basic address - 0xC01F 0200; port width - 24 bits.

GPIOD: basic address - 0xC01F 0300; port width - 16 bits.

To get the real address of the register the register address's offset should be added to base (initial) address on the bus.

Bits from 0 to 31 are significant for ports A, B, bits from 0 to 23 are significant for port C, bits from 0 to 15 are significant for port D. Reading the bits from 24 to 31 for port C and from 16 to 31 for the port D will give a zero result and the record will be ineffectual.

Регистр	Address displacement	Access	Description
GPIOxIN	$00\mathrm{h}$	R	Receiving data register.
GPIOxOUT	04h	RW	Transmitted data register.
GPIOxDIR	08 h	RW	Transmission enabling register.
GPIOxMSK	$0\mathrm{Ch}$	RW	Mask interrupt register.
GPIOxPOL	10 h	RW	Event interrupt setting register, signal polarity.
GPIOxEDG	14h	RW	Event interrupt setting register, signal component.
GPIOxBPS	18h	RW	Alternative functions enabling register

GPIOxIN	Receiving data register																															
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Description		DATA																														

0-31 DATA Receiving data register. Each regiter bit corresponds with each port line.

GPIOxOUT	Re	ceivi	ing c	lata	regi	ster																										
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Description															DAT	Ά																

0-31 DATA Receiving data register. Each register bit corresponds with each port line.

GPIOxDIR	Tra	nsm	issio	on ei	nabl	ing 1	egis	ter																								
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Description															DAT	A																

0-31 DATA Transmission enabling register. Each register bit corresponds with each port line. If any register bit is set in '1', then in relevant port line data trasmission is allowed, if bit is set in '0'-transmission is forbidden.



										_																					
GPIOxMSK	Int	erru	pt	\mathbf{masl}	c reg	giste	-		_			_		_	,,		-			_						_	-	_			
Bit number	31	30	29	28	27	20	6 25	24	23	22	21	20	19 18	17	16	15	14	13	12	2 11	10) 9	8	_	_	3	5	4	3	2	1 (
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	() () ()	0	0	0	0	0 0
Description														DA	ГА																
0-31	DA	ТА		Inte	rru	nt	mask	reg	riste	۰r.	Eac	h re	gister	bit	corre	sp	ond	s w	ith	eac	hр	ort	li	ne.	If	i a	nv	re	ois	ste	r bit
						-			-				~			-					-						-		~		
	is set in '1', then in relevant port line data event interrupt is allowed, if bit is set in '0'- event interrupt is forbidden.															vent															
	Event interrupt setting register, signal polarity																														
GPIOxPOL	Event interrupt setting register, signal polarity 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1																														
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<														1 0																
Initial state	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1														0 0																
Description	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<																														
L. L																															
0-31	DA	ΤА		Eve	nt i	inte	errup	t se	ttin	g ı	egist	ter,	signal	pol	arity.	. E	lach	reg	gist	er b	oit	cor	res	ро	nd	s	wit	h	eac	h	port
				line	. If	ar	ny reg	gist	er b	oit	is se	t in	'1', tl	nen	relev	ant	t po	rt l	line	e for	$^{\mathrm{ms}}$	int	er	ruı	otic	on	ur	ıde	er l	ea	ding
								-					form																		-
				0	· ·	0		·					evant l								0	a Br	·/ ··	,,,	10,	01		ла <u>р</u>	,	<i>,</i> 1	10101
				choi	.ce i	uep	enus	on	seu	. 111 §	35 01	ren	svant i	JI 6 II	Tieg	150		1 1	OX.	BDC	х.										
GPIOxEDG	Eve	ent i	nte	errup	t set	ttin	g regi	ster	, sig	nal	com	one	nt																		
Bit number	31	30	29	28	27	26	5 25	24	23	22	21	20	19 18	17	16	15	14	13	12	11	10) 9	8	17	6	3	5	4	3	2	1 0
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0		1		<u>,</u> †	0	0	0	0	0 0
Description				_		-						L		DA	ГА					_			_	_			_				
•											-																				
0-31	DA	ТA		Eve	nt i	nte	errupt	set	ting	g re	egist	er, s	ignal d	om	oonei	nt.	Eac	ch r	egi	ster	bit	со	rre	sp	ond	\mathbf{ls}	wit	th	ead	ch	port
				line	. If	an	v reg	iste	r bit	t is	set	in ':	l', the	n rel	evan	tр	ort	line	e fo	rms	int	err	up	tic	n١	an	dei	e e	dge	e. i	f bit
							. 0						unde			1							1						0	,	
				15 50	.0 II	1 0	- 10 1	1011	110 11	1100	nup	0101	unue	10.0	CI.																
GPIOxBPS	Alte	erna	tiv	e fun	ctio	ns e	nabli	ng r	egist	er																					
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19 18	17	16 :	15	14	13	12	11	10	9	8	7	6	Ę	4	1	3 1	2	1 0
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	() (亣	0 0	0	0 0
Description														DAT	'A										1		_				


0-31 DATA Alternative functions enabling register. Each register bit corresponds with each port line. If any register bit is set in '1', then relevant port line is allowed to imlement alternative function, if bit is set in '0'- imlementation of alternative function is forbidden.



5.2 UART(UARTx) interface

5.2.1 Brief characteristics

- full duplex mode;
- separate FIFO buffers 32 in depth for receive-transmit;
- data word 8 bit, fixed;
- adjustable parity check;
- 1 stop bit;
- built-in data flow check (CTS, RTS);






Fig. 6 is a block diagram of serial UART interface controller.

UART controller automatically generates a parity check bit during transmission and generates parity check when receiving data. Parity check mode turning on/off and setting is implemented in UARTxCR.

5.2.2 Data transmission

Transmitter turning and enabling is implemented by UARTxCR(TE). Data for transmission is written in FIFO transmit buffer. Only FIFO input is available for user. Reference to it is



implemented through UARTxDATA. Buffer width - 8 bit, depth - 32.

From the FIFO buffer data is sent to the shift register from which they bitwise (LSB) appear at the output TX. Start bit, stop bit and parity check bit (if enabled) are generated automatically. Fig. 7 shows possible transmitted data format, for given controller.




Figure 7: Data burst format

After transmission completion of the last data word from the buffer FIFO, after stop bit formation TX output is set into logic state '1' empty shift register sign is set to UARTxST (TS). After this bit is automatically set to a logic '0 ' once the data appear in FIFO buffer. If the FIFO is empty, bit UARTxST(TE) is set. Bits UARTxST (TF) signalize if buffer is fullthe buffer is full and UARTxST (TH) - less than half of the buffer is full. UARTxST(TCNT) spinner is aimed to control if FIFO buffer is full. UARTxCR(TF) bit controls interrupt requests under buffer events.

When trasmitter operation is forbidden, transmission stops immediately, current data word transmission from shift register is being interrupted as well.

If in-built flow control is enabled, the data from the shift register will be transmitted only if CTS in logic state '0'. If to set signal to logic '1'during the transmission, then the transmission will stop, and is resumed only when CTS is brought back to logic '0'.

5.2.3 Data receipt

Bit UARTxCR(RE) switches and enables receiver operation. The received data are being written in FIFO receive buffer. Only FIFO output is available for user in general mode. Addressing it is implemented through UARTxDATA. Buffer width - 8 bit, depth - 32. The received signal passes the digital lowpass filter.

The receiver monitors input signal state and in case of signal transfer from logical state '1 'to state '0' starts receiving data. Through $\frac{T_{UART}}{2}$ input signal state is fixed, where T_{UART} - the period of one data word bit. If start bit is not fixed, the receiver will be brought back to sleep mode. If start bit is received, then the remaining data bit words and overhead bits will be received. When last bit is received, data is placed in FIFO buffer, UARTxST(DR) bit is



set. Receipt error bits are set in UARTxST(DR), if such are fixed Error bits are cleansed only by software.

In case when received data are placed in shift register, and FIFO buffer is full, and start bit is fixed at receiver input, shift register data will be lost. Meanwhile UARTxST(OV) bit will be set.

Bits UARTxST(RF) signalize that buffer is full, UARTxST(RH) signalize that less than half of the buffer is full. To control filling of FIFO buffer there is UARTxST(RCNT) spinner. Interrupt request definition under buffer events is controlled by UARTxCR(RF) bit.

If data flow built-in control is enabled and FIFO buffer is full, then RTS transfers into logic state '1'. Once at least one data word is read from the buffer, RTS automatically transfers into logic state '0'.

5.2.4 Transmission speed settings

To set data transmission speed there is a system frequency predivision, which division ratio is set in the register UARTxBDR (formula shown below).

$$BRDIV = \frac{F_{sys}}{8 \cdot F_{UART} - 1};$$

5.2.5 Self-test modes

In self-test modes all controller outputs are transfered into inactive mode.

5.2.5.1 Self-test mode on interface line level In this mode, UART transmitter output commutes with receiver input inside the chip, and CTS signal commutes with RTS. Enabling this mode is implemented by means of UARTxCR(LB) bit setting.

5.2.5.2 Self-test mode on data level This mode allows recording in FIFO receive buffer and reading from FIFO transmit buffer. Reading and writing are carried out through UARTxFIFODBG register. Enabling this mode is done by setting UARTxCR(LB) bit.

5.2.6 Interrupt formation

Interrupt requests are formed in the following cases:

From transmitter's shift register:



- transmitter operation is enabled: UARTxCR(TE) bit is set;
- transmitter interruptions are enabled: UARTxCR(TI) bit is set.

From FIFO transmit buffer:

- transmitter operation is enabled: UARTxCR(TE) bit is set;
- transmitter interruptions are enabled: UARTxCR(TF) bit is set;

From receiver's shift register:

- transmitter operation is enabled: UARTxCR(RE) bit is set;
- transmitter interruptions are enabled: UARTxCR(RI) bit is set.

From FIFO transmit buffer:

- transmitter operation is enabled: UARTxCR(RE) bit is set;
- transmitter interruptions are enabled: UARTxCR(RF) bit is set;

5.2.6.1 Receiver pending interrupt mode The mode is enabled by setting UAR-TxCR(DI) bit. Interrupt from the receiver is formed only in the case of formation of a pause after the last data word receipt. Pause time is equal to 4.5 data word receipt. If the interrupt is enabled from FIFO receive buffer, then an interrupt from shift register will be cleansed. Only buffer interrupts will be active.

Note: The definition of this mode does not affect the formation of the request interruption when receiving transaction completion sign.



5.2.7 Registers' description

Base address UART0 - 0xC000 0100 Base address UART1 - 0xC000 0200 Base address UART2 - 0xC010 0100 Base address UART2 - 0xC010 0200

In order to receive real register address add register address diplacement to base (initial) address on the bus.

Register	Address displacement	Access	Description
UARTxDATA	00h	RW	Data register (FIFO)
UARTxST	04h	R	State register
UARTxCR	08h	RW	Control register
UARTxDBR	$0\mathrm{ch}$	RW	Clock frequency division ratio register

UARTxDATA	Da	ta r	egist	er																											
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	0
Initial state									-						_																
Description												-																DA	ГА		

8-31 — reserved

0-7 DATA Data register. During writing is an input of 32-byte buffer of FIFO transmitter. During reading is an input of 32-byte buffer of FIFO receiver.

UARTxST	State regist	er																							
Bit number	31 30 29	28 27 26	25 24	23 22	21	20	19	18	17	16	15	14	13	12 11	10	9	8	7	6	5	4	3	2	1	0
Initial state		-		-							_				-	-	-	—	-	-	-	-	—	-	—
Description	RC	NT		TCNT						re	eserved	!			RF	TF	RH	TH	FE	ΡE	OV	BR	ΤE	TS	DR
26-31	RCNT	FIFO rec	eiver da	ıta spir	nner																				
20 - 25	TCNT	FIFO tra	nsmitte	r data	spin	ner																			
11 - 19	—	reserved	rved O receiver is full																						
10	\mathbf{RF}	FIFO rec	erved PO receiver is full PO transmitter is full																						
9	TF	FIFO tra	nsmitte	r is ful	l																				
8	\mathbf{RH}	FIFO rec	eiver is	half ar	ıd m	iore	full	1																	
7	TH	FIFO tra	nsmitte	r is ha	lf an	d n	ore	e full	1																
6	\mathbf{FE}	Received	data fo	rmat e	rror																				
5	$\mathbf{P} \mathbf{E}$	Received	data pa	arity ch	eck	regi	ster	r																	
4	OV	One or m	nore reco	eived d	ata	chai	act	er is	s lo	ost d	lue t	о с	verfl	ow											
3	$_{\rm BR}$	Special e	xchnge	comple	tion	cha	ract	ter :	rec	eive	ed (B	RE	AK))											
2	TE	Transmit	ter FIF	O is en	npty																				
1	TS	Transmit	ter shift	regist	er is	s em	pty																		
0	\mathbf{DR}	New char	acters a	are fixe	d in	rec	eive	er re	gis	ster															



UARTxCR	UART co	ontrol register
Bit number	31 30	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial state	-	
Description	FA	<i>reserved</i> SI DI BI U BI C RE TE V BI TE RE
31 15-30	FA) —	FIFO receiver and transmitter usage enabling ('0'- forbidden, '1'- permitted) reserved
14	SI	Interrupt enabling under empty transmitter shift register ('0'- forbidden, '1'- permitted)
13	DI	Receiver pending interrupt (4 characters $+$ 4 bits and no new character) ('0'- forbidden, '1'- permitted)
12	BI	Interrupt enabling under BREAK character receipt ('0'- forbidden, '1'- permitted)
11	—	reserved
10	\mathbf{RF}	Interrupt enabling under FIFO receiver ('0'- forbidden, '1'- permitted)
9	$_{\mathrm{TF}}$	Interrupt enabling under FIFO transmitter ('0'- forbidden, '1'- permitted)
8	_	reserved
7	LB	Internal outside loop switch for self test ('0'- switched off, '1'- switched on)
6	FL	Data flow control enabling (CTS/RTS) ('0'- forbidden, '1'- permitted)
5	\mathbf{PE}	Parity check enabling ('0'- forbidden, '1'- permitted)
4	\mathbf{PS}	Parity check type selection ('0'- for parity, '1'- for oddness)
3	ΤI	Transmitter interrupt enabling under character transmit completion ('0'- forbidden, '1'- per- mitted)
2	$_{ m RI}$	Receiver interrupt enabling under character receipt ('0'- forbidden, '1'- permitted)
1	TE	Transmitter operation enabling ('0'- forbidden, '1'- permitted)
0	DE	Transmittan exercise eaching (10) forbidden (1) normittad)

0 RE Transmitter operation enabling ('0'- forbidden, '1'- permitted)



UARTxBDR	Clo	ock f	requ	ency	y div	isio	ı ra	tio r	egist	ter																					
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	3 2	1	0
Initial state						°				-	_															_					
Description		reserved BRDIV																													
12-31 0-11	_ BR	DIV		Sys			-								-	uire	d o	lata	ex	cha	nge	$^{\mathrm{sp}}$	eec	l f	orr	nat	ion	В	RD	IV	=

www.multiclet.com



5.3 SPI interface (SPIx)

5.3.1 General characteristics

- able to operate in «master» or «slave» modes;
- all SPI modes are supported, as well as three-wire mode, where bidirectional data line is used;
- adaptive data word length;
- separate receive-transmit FIFO buffers 32 in depth;
- selector for 3 slave devices;
- user-set data word format LSB or MSB;
- user-set CPOL polarity and clock signal CPHA phase;
- user-set rate of data exchange.




Figure 8: Block diagram SPIx

The SPI interface is a full-duplex. The transmission starts as soon as «master» translates SLVSEL signal of corresponding «slave» driven to the active state, SCK as derived from the inactive state.

The data is transmitted by «master» through MOSI line, received through MISO.



System with one «master» and one «slave» is allowed to be not controlled by means of SLVSEL signal, it can always be activated.

In the system having several «masters», each of them monitors SPISEL signal to avoid conflicts with other «master». If active level occured in SPISEL input, then receiving «master» switches off.

In the process of receiving or transmitting, data change when the state of SCK changes. Initial state and SCK active edge values determine SPI operation mode. Fig. 9 shows diagrams with SPI operation mode in the process of transmission 0x55 in MSB mode. It should be noted that the data should be available in the transmit buffer to the first SCK state change.

When operating in «slave» mode data transmission through MISO line will be delayed so as to synchronize the transmitter. See the description in Section 5.3.6.




Figure 9: SPI operation mode



5.3.2 3-wire operation

Interface controller can be configured to operate in three-wire mode (see SPIxCR(TWEN) register). Operation will be implemented in half-duplex mode. This mode uses one bidirectional data receive-transmit line instead of two unidirectional for receive-transmit.

MOSI line is used for data exchange, MISO in this mode is not activated. The direction of data exchange is selected in SPIxCR(TTO) register.

Changing the data in receive-transmit is implemented in accordance with clock signal polarity and phase as in four-wire operation mode.

5.3.3 Data receive and transmit

Interface Controller has separate FIFO registers and buffers for receiving and transmitting. FIFO buffer capacity - 32 bit, depth - 32. Data word capacity is defined in SPIxCR(TWEN). If transmit buffer is not full, then bit is set in SPIxST(NF) register, data can be sent into buffer. If the receive buffer contains at least one fully received word, then bit is set in SPIxST(NE) register. If there is a situation that more than 33 or data words are received then bit is set in SPIxST(OV) register. When operating in «slave» mode interface controller may detect the situation when it was chosen by «master» (SPISEL took a logic '0' value) and there is no data in transmission buffer. In this case, bit is set in SPIxST(UN) register.

5.3.4 SCK clock signal

Interface controller may generate SCK signal only in «master». SCK generator parameters are set in SPIxCR register.

$$F_{SCK} = \frac{F_{sys}}{(4 - (2 \cdot FACT))(PM + 1))}, \quad DIV16 = 0;$$

$$F_{SCK} = \frac{F_{sys}}{16(4 - (2 \cdot FACT))(PM + 1))}, \quad DIV16 = 1;$$

5.3.5 Operation in «master» mode

In this mode, as soon as data are available in transmit FIFO buffer, they are immediately transferred. If the data are transmitted and the transmit buffer is empty, SCK is not received.



If, during operation in this mode, SPISEL signal takes logic '0' value interface controller stops data transmission and sets bit in SPIxST(MME) register. Enable bit in the «master» mode in SPIxCR(MS) register is reset.

Interface controller behaviour in case SPISEL signal change is determined in SPIxCR(IGSEL) register.

5.3.6 Operation in «slave» mode

In this mode, interface controller does not control interface lines until SPISEL signal will not accept logic value '0 ' from «master». Once this has occurred, MISO is configured as an output and this output has the status relevant to the first bit of transmission FIFO data buffer. If interface controller operates in three-wire mode, word receive completion is expected on MOSI line and then MOSI is configured as an output. If transmit buffer is empty, the transmission line has logic status '1'.

SCK frequency in this mode must satisfy the following condition:

$$F_{SCK} \le \frac{F_{sys}}{8};$$

Interface controller transmitter is synchronized from external SCK, so that new data on MISO line will appear only after 2 periods F_{sys} after SCK front.

Interface controller can also be used for internal SCK filter, this is controlled by SPIxCR(PM) register. SPIxCR(PM) determines which time, expressed in F_{sys} periods SCK signal must be stable. With each PM increase on 1 next data putout delay on the MISO line is increased by 2 F_{sys} periods. It is also necessary to increase SCK period to the same value as calculated from the conditions mentioned above.



5.3.7 Description of registers

Base address SPI0 - 0xC010 2000 Base address SPI1 - 0xC010 2100 Base address SPI2 - 0xC010 2200.

In order to receive real register address add register address displacement to base (initial) address on the bus.

Register	Address displacement	Access	Description
SPIxCFG	00h	RW	Configuration setting register
SPIxCR	$20\mathrm{h}$	RW	Control register
SPIxST	24h	RW	State register
SPIxMSK	28h	RW	Mask register
SPIxCMD	$2\mathrm{Ch}$	RW	Command register
SPIxTX	$30\mathrm{h}$	W	Transmit data register
SPIxRX	34h	R	Receive data register
SPIxSS	38h	RW	Slave device selection register

SPIxCFG	Configuration	on register																		
Bit number	31 30 29	28 27 26 25 24	23 22 21 20	19 1	8 17	16	15	14	13	12	11	10	9	8	7	6 5	i 4	3	2 1	0
Initial state		0x3	0	0	0	0				0x2	0						()		
				TWEN		SSEN														
Description		SSSZ	MAXWLEN	PT	-	SS			F	DEP	TH						-	-		
24-31	SSSZ	slave device s	selection line a	moun	t															
20-23	MAXWLEI		ta word suppo			n (O-	32)													
19	TWEN		ode enabling (0	`		- fo	rbi	dde	n)									
17-18		reserved	0 (1			,													
16	SSEN		selection signal	lenab	ling (·1·	- pe	rmit	ted	l, '0	, - f	ort	oida	den`)					
8-15	FDEPTH	Depth FIFO	0		0 (·					,					
0-7	_	reserved	,																	
		- reserved Control register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2																		
SPIxCR	Control reg	Control register																		
Bit number		Control register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2																		
Initial state			0		0			0		0			0			()	0	()
Description	- LOOP CPOL	CPHA DIV16 REV MS EN	LEN		PM		TWEN	-	FACT	-			CG			_	-	TTO	_	-
31	_	reserved																		
30	LOOP	self-testing mod	e ('1' - permit	ted, '()' - fo	rbic	lden	ı)												
29	CPOL	SCK state in wa		· · ·				·												
28	CPHA	clock phase sett	× *	0	· · ·		0		ecoi	nd \$	SCK	ίς Γε	i at i	e tr	ans	sitio	n. '(), -	dat	a wil
		be read on the f	= :														<i>,</i>			
27	DIV16	division by 16 e				·) ('1	l' - 1	əeri	mitt	ed.	, ₀ ,	- f	orb	oidd	len)				
26	REV	transit direction	0.				/ `				Ś									
25	MS	mode selection (
24	EN	operation permi	`			rbic	lden	ı)												
20-23	B LEN	data word leng							2 -	no	nac	cer	otec	d va	alu	e 0x	3-02	cf -	4-1	6 bi
		accordingly		0								1								
16-19	9 PM	predivision mod	e (only in mas	ter m	ode):	if I	DIV	16 -	0:	F_{sc}	k =	7.4		FA	F_{sy}	IS	1 1	, if	DI	V16
		1: $F_{sck} = \frac{1}{(16\cdot(4))}$								50		(4	-2.	F'A	CT	$\cdot (P\Lambda$	<i>a</i> - 1))		
		1. $\Gamma_{sck} = \overline{(16\cdot(4))}$	$-2 \cdot \overline{FACT} \cdot (\overline{PM})$	-1)))																

05.07.2013



15	TWEN	three-wire mode ('1' - permitted, '0' - forbidden)
14	—	reserved
13	FACT	frequency predivision mode (1 - compatibility c MCP83xx):
12	—	reserved
7 - 11	CG	SCK signal receiving turning-off after each word transition data on N priods(only in master
		mode)
4-6	—	reserved
3	TTO	transmission procedure when operating through three-wire line ('1' - slave delivers first, '0' -
		master delivers first)
0-2	_	reserved

SPIxST	Sta	ate r	egis	ter																										
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3 2	2 1	0
Initial state	0								()								0	0	0	0	0	0	0			0			
Description	TIP								_	_								LT	-	ΟV	NΝ	MME	NE	$\rm NF$				-		

		For all register bits: ('1' - attribute presence, '0' - attribute absence)
31	TIP	data word is being transmitted
15 - 30	_	reserved
14	LT	last data word transmitted: transmission buffer is empty or in SPIxCMD LST bit is written
		(bit is being cleansed by record '1')
13	_	reserved
12	OV	receiver buffer is empty , new data are being ignored (bit is being cleansed by record '1')
11	UN	data for transition are absent in the buffer, under master request (only in slave mode)
10	MME	error when operating in the system with few masters (occurs when SPISEL signal appears in
		master mode)
9	NE	receiver buffer includes data
8	NF	transmit buffer has free space
0-7	_	reserved

SPIxMSK Mask register

of imion	1110	Mask register																														
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state	0								()								0	0	0	0	0	0	0				C)			
Description	TIPE									_								LTE	-	OVE	UNE	MMEE	NEE	NFE					-			

		For all register bits: ('1' - interruption permitted , '0' - interruption forbidden)
31	TIPE	data word is transmitted
15 - 30	_	reserved
14	LTE	last data word is transmitted: transmit buffer is empty
13	_	reserved
12	OVE	receiver buffer if full, new data are ignored
11	UNE	data for transition are absent in buffer, under master's request (only in slave mode)
10	MMEE	error when operation in system with few masters
9	NEE	receive buffer includes data
8	NFE	transmit buffer has free space
0-7	_	reserved



SPIxCMD	Command	register																
Bit number	31 30 29	28 27	26 25	24 23	22	21	20 19	18 17	16 1	5 14	13 12	11 :	0 9	8 7	6 5	4 3	2 1	0
Initial state		0			0						0		I			1 1		
Description					LST						_	-						
23-3	L —	reserve	d															
22	LST	data fe	r trans	missio	n, bi	ts'	width ar	ıd sequ	ience	order	are de	eterm	ined	in SP	IxCF	t. Wri	ting in	ıto
		register	r is pos	sible c	nly	inc	der SPIxS	T(NF) = '1	,							0	
0-21	_	reserve	d		-													
SPIxTX	Transmitte	d data re	ristor															_
Bit number	31 30 29	_	<u> </u>	24 23	22	21	20 19 1	18 17	16 15	5 14	13 12	11 1	0 0	8 7	6 5	4 3	2 1	0
Initial state	51 50 25	20 21	20 20	24 20	44	21	20 15	0	10 10	14	10 12	11 1	0 3	0 1	0 0	4 0	2 1	-
Description								TDA	"A			··						-
0-31	TDATA	are ef = '1'	fective, SPIxCI	if SP R – M	IxST SB i	'(N 5 p]	s' width a F) = '1'. laced in b n: for RE	for R bit 31 U	EV = Jnder	; '0' S 8-bit	SPIxCI word	R – L 0xAE	SB is 8 byte	s plac e will	ed in recei	bit 0 ve the	, for R follow	REV
SPIxRX	Received d	ata regist	er															
Bit number	31 30 29	, <u> </u>	26 25	24 23	22	21	20 19 1	18 17	16 15	5 14	13 12	11 1	0 9	8 7	6 5	4 3	2 1	0
Initial state								0										-
Description								RDA	Ά									
0-31	RDATA	effecti (unde 4-16 b	ive, if N er word [,] pit). Ui	VE = width nder 8	'1'i 4-16 3-bit	n S bit wo	and seq SPIxST r t), for RE ord 0xAB 300, for F	egister CV = '1 byte	for 'SPI will re	REV xCR - eceive	= '0' - LSB the fo	SPIx is pla ollowi	CR - ced in	- MSI n bit I	B is j 16 (ui	placed nder w	in bit ord wi	t 15 idth

SPIxSS	Slav	e de	vice	e sel	ecti	on r	egist	ter	_					_			_														
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Initial state														0)
Description														-																SLV	SEL
3 - 31	—			$r\epsilon$	eser	ved																									
0-2	SL	/SE	L	\mathbf{sl}	ave	dev	vice	nur	nbe	r, w	ith	wh	ich (lata	l ex	chai	nge	is t	оb	e in	iple	men	nteo	ł							



5.4 Interface I^2C «master» (I2C0)

5.4.1 Brief characteristics

- works in mode «master»;
- compatible with Philips I^2C standard;
- supports 7-bit and 10-bit addressing;
- $\bullet\,$ rate of exchange 100Kb/s и 400Kb/s;
- external supporting resistors setting is needed on lines SCA and SDA.





Figure 10: block diagram I2C0 («master»)

In MP I2C0 works only in «master» operation mode.

 I^2C simple two-wire serial interface was used for operation of several «master» on the same physical line. Interface provides collision detection and arbitration. itc has two physical lines SDA (serial data line) and SCL (serial clock line).

Fig. 10 is a block diagram of the interface controller described. Digital low-pass filter is set at external interface lines input.





5.4.2 General description of receive-transmit protocol

Figure 11: Transaction at the bus I^2C

Data receive-transmit is implemented bit-to-bit.

Start of transaction on the bus I^2C is determined by the state « START » on the lines SDA, SLC: transition from the state '1' in the state '0' in state SCL - '1'.

Closing the transaction is determined by the state « STOP » on the lines SDA, SLC: transition from the state of SDA line '0' in state '1' in the state of SCL - '1'.

States « START », « STOP » are formed only by «master» of the bus. After the formation of the state « START » by «master» of the bus, the bus is considered reserved and released only after the formation of «master» state «STOP». The time between « STOP » and « START » is determined by I2C standard and depends on its current operation speed.

Fig. 13 shows examples of lines SDA, SLC state during transactions. Bus «master» generates « START » state and sends 7-bit address of «slave» device. Bit R/\overline{W} follows the address, it determines the direction of data transmission ('1' reading from «slave» device '0' writing into «slave» device). After address and R/\overline{W} bit transmission, «masterg» bus releases the line SDA, and «slave» should lead the SDA line into state '0'. If this does not happen, it is believed that no signal is received ACK (acknowledgment) from «slave». Bus «master» can form a state « STOP » and repeat the transaction with this «slave» or take other actions incorporated in the algorithm for its work.



If signal ACK is received from «slave», then the data transfer begins, which direction was determined by R/\overline{W} bit. Data can be transmitted until the receiver responds ACK for each transmitted data byte. That is, after each data byte transfer, the transmitter releases line SDA for a period SLC, so that receiver could report whether data byte is received or not, or whether it is ready or not to receive the following one. After NAK respond (during await process ACK command is being given '1') «master» forms «STOP» state. «master» can also abort a transaction to form the state «STOP» state.

5.4.3 Carrier frequency generation

Controller I^2C generates two frequencies: for external clock on SCL line and for internal block clock five times exceeding the rate on SCL line. To calculate controller clock frequency predivision division ratio value(I2CxPSC (PSC)) the following formula is used:

$$PSC = \frac{F_{sys}}{5 \cdot F_{SCL}} - 1$$

Predivision division ratio can be changed only when the controller is switched off I^2C (bit I2CxCR(EN)).

The minimum recommended value of the coefficient is equal to 3, so that synchronization protocol accesses are followed. It also imposes a limit on controller's minimum clock frequency. Under exchange rate 100kbit/s minimum recommended clock frequency will be equal to 2 MHz. But under exchange rate 400kbit/s 2 MHz frequency will be insufficient to meet the requirements for time of the data set. According to this, controller clock frequency must be at least 20 MHz.

5.4.4 Interface operation algorythm

To enable controller operation required value should be written in I2CxPSC(PSC) and bit should be set I2CxCR(EN) = '1'. Interruptions are allowed by bit I2CxCR(IEN).

Below examples of interaction with «slave» device are described. When operating real devices you should carefully read their documentation and description protocol about interaction with them, they may differ from the descriptions below.

5.4.4.1 Data record To transfer the data byte to «slave» device «master» I^2C must form state «START» on lines SDA, SCL, send «slave» device address and the direction flag $R/\overline{W} = 0^{\circ}$. «Slave» device must reply with ACK. Then «master» transmits data byte, awaits for ACK signal and generates a state «STOP».



- write data byte including «master» address and R/\overline{W} = '0' into I2CxTX;
- generate «START» state on SDA, SCL lines, by writing bits I2CxCMD(WR) = '0' и I2CxCMD(STA) = '1';
- wait until bit I2CxST(TIP) takes value '0';
- raed bit I2CxST(RxACK). If bit is equal to '0', then «slave» received information, one can further wait for transaction. If bit is equal to '1', repeat sections from the beginning, «slave» havent received information under some circumstances;
- write data for transmission into I2CxST;
- generate «STOP» state I2CxCMD(WR) = '1' и I2CxCMD(STO) = '1';
- wait until bit I2CxST(TIP) takes value '0';
- read bit I2CxST(RxACK). if bit is equal to '0', then «slave» received data.

5.4.4.2 Data reading I order to read data byte from a random address in «slave» device «master» I^2C must form « START » state on SDA and SCL lines or transmit «slave» device address and direction flag R/\overline{W} = '0'. Then «master» transmits a byte(s) containing the internal address for «slave» device. It repeatedly forms state «START» on SDA, SCL lines, transmits «slave» device address and the direction flag R/\overline{W} = '1'. it receives data byte(s) from «slave» while responding ACK. After receiving the last data byte, it responds NACK. It generates «STOP» state.

It is worth remembering that the register I2CxRX is being rewritten every time when new data bytes are being received.

- write data byte containing «slave» address and R/\overline{W} = '0' in I2CxTX;
- in order to form «START» state on lines SDA and SCL, write bits I2CxCMD(WR) = '1' и I2CxCMD(STA) = '1';
- wait until I2CxST(TIP) bit takes value '0';
- read I2CxST(RxACK) bit. if bit is equal to '0', then «slave» received information, transaction can be continued. If bit is equal to '1', repeat sections from the beginning, «slave» haven't received information under some reasons;
- write data for transmission into I2CxST and set bit I2CxCMD(WR) = '1';
- wait until bit I2CxST(TIP) takes value '0';



- read bit I2CxST(RxACK). If bit is equal to '0', then «slave» received information, transaction can be continued. If bit is equal to '1', repeat sections from the beginning, «slave» haven't received information under some reasons;
- repeat previous 3 sections until all bytes containing internal address in «slave» are transmitted;
- write data byte containing «slave» address and R/\overline{W} = '1' in I2CxTX;
- form «STOP» state I2CxCMD(WR) = '1' and I2CxCMD(STO) = '1';
- in order to form «START» state on SDA and SCL lines, write I2CxCMD(WR) = '1' and I2CxCMD(STA) = '1';
- wait until bit I2CxST(TIP) takes value '0';
- read bit I2CxST(RxACK). If bit is equal to '0', then «slave» received information, transaction can be continued. If bit is equal to '1', repeat sections from the beginning, «slave» haven't received information under some reasons;
- in order to read data byte from «slave», set I2CxCMD(RD) = '1', I2CxCMD(STO) = '1', I2CxCMD(ACK) = '1';
- wait until bit I2CxST(TIP) takes value '0';
- read data from register I2CxRX, save in DM.
- if it is required to read few data bytes from «slave» then repeat previous 3 sections but do not set I2CxCMD(STO) = '1', I2CxCMD(ACK) = '1' until required amount of data bytes is not received;



5.4.5 Description of registers

Base address I2C0 - 0xC000 1000.

In order to receive real register address add register address displacement to base (initial) address on the bus.

Register	Address displacement	Access	Description
I2CxPSC	00h	RW	Clock frequency predivision register
I2CxCR	04h	RW	Control register
I2CxTX	08h	W	Transmit data register
I2CxRX	08h	R	Receive data register
I2CxCMD	$0 \mathrm{Ch}$	W	Command register
I2CxST	$0 \mathrm{Ch}$	R	State register

I2CxPSC	Predivision register	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state		
Description	- PSC	
	16-31 — reserved 0-15 PSC predivision value	
I2CxCR	Control register	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state	0	
Description	-	EN IEN —
8-31		
7	EN controller operation enabling ('1' - permitted, '0' - forbidden)	
6	IEN interruption enabling under transmission completion ('1' - permitted, '0'	- forbidden)
0-5	— reserved	
0-0		
I2CxTX	Transmit data register	
		7 6 5 4 3 2 1 0
I2Cx TX	Transmit data register	7 6 5 4 3 2 1 0
I2CxTX Bit number	Transmit data register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0 TDATA RW
I2CxTX Bit number Initial state Description	Transmit data register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 0 -	
I2CxTX Bit number Initial state Description 8-31	Transmit data register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 0 - - - reserved	
I2CxTX Bit number Initial state Description 8-31 7	Transmit data register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 - - - </td <td>TDATA RW</td>	TDATA RW
I2CxTX Bit number Initial state Description 8-31	Transmit data register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 0 - - - reserved	TDATA RW
I2CxTX Bit number Initial state Description 8-31 7	Transmit data register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 - - - </td <td>TDATA RW</td>	TDATA RW
I2CxTX Bit number Initial state Description 8-31 7 0-6	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	TDATA RW
I2CxTX Bit number Initial state Description 8-31 7 0-6 I2CxRX	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	TDATA RW
I2CxTX Bit number Initial state Description 8-31 7 0-6 I2CxRX Bit number	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	TDATA RW
I2CxTX Bit number Initial state Description 8-31 7 0-6 I2CxRX Bit number Initial state Description	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	TDATA RW st significant bit 7 6 5 4 3 2 1 0
I2CxTX Bit number Initial state Description 8-31 7 0-6 I2CxRX Bit number Initial state	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	TDATA RW st significant bit 7 6 5 4 3 2 1 0



I2CxCMD	Command	l register
Bit number	31 30 29	9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial state		0
Description		– STA STO RD WR ACK – IACK
8-31	_	reserved
7	STA	form consequence START(RESTART) ('1' — form)
6	STO	form consequence STOP ('1' $-$ form)
5	RD	reading from slave device $('1' - raed)$
4	WR	write in slave device ('1' — write)
3	ACK	data receipt acknowledgment ('0' – ACK, '1' – NACK)
1 - 2	—	reserved
0	IACK	reset of bit $I2CxST(IF)$ ('1' - reset)



I2CxST	State regist	er
Bit number	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial state		
Description		- RXACK BUSY AL - TIP IF
8-31	_	reserved
7	RxACK	received ACK
6	BUSY	Bus is busy (START state detected, is reset when STOP is detected)
5	AL	control loss under bus
2 - 4	_	reserved
1	TIP	data transmission sign, and formation of STOP
0	IF	byte transmitted or control under line is lost. If bit $I2CxCR(IEN) = '1'$, then interruption requests will occur, even if to cleanse this bit



5.5 Interface I^2C «slave» (I2C1)

5.5.1 Brief characteristics

- operates in «slave» mode;
- compatible with Philips I^2C ;
- supports 7-bit addressing;
- \bullet exchange speed 100Kb/s and 400Kb/s;
- external supporting resistors setting is needed on lines SCA and SDA.





Figure 12: block diagram I2C1 («slave»)

In MP I2C1 operates in «slave» mode.

 I^2C a simple two-wire serial interface with opportunity of several «masters» on the same physical line. Interface provides collision and arbitration detection. I^2C has two physical lines SDA (serial data line) and SCL (serial clock line).

Fig. 10 is a block diagram of the interface controller described. At the external interface lines input a digital low-pass filter is set.





5.5.2 General description of receive-transmit protocol

Figure 13: Transaction on the bus I^2C

Receive-transmit is byte-wise implemented.

Transaction start on the bus I^2C is determined by the state «START» on lines SDA and SLC: SDA line transition from state '1' into state '0' under state SCL - '1'.

Transaction completion is determined by state «STOP» on lines SDA and SLC: SDA line transition from state '0' into state '1' under state SCL - '1'.

States «START», «STOP» are formed by bus «master». After «START» formation by bus «master», the bus is considered busy and released only after the formation of «STOP» state «master» which took its place. The time between «STOP» and «START» is determined by I2C standard and depends on its current operation speed.

Fig. 13 shows SDA and SLC lines state examples during transactions. Bus «master» generates «START» state and transmits 7-bit «slave» device address. After the address bit R/\overline{W} follows, which determines data transfer direction ('1' - reading from «slave» device '0' - writing into «slave» device). After transmission of address and bit R/\overline{W} , «master» releases SDA line, and «slave» should lead SDA line into state '0'. If this does not happen, it is believed that ACK (acknowledgment) signal is not received from «slave». Bus «master» can form «STOP» state and repeat the transaction with this «slave» or take other actions incorporated in its operation algorithm.



If ACK signal is received from «slave», then data transfer begins, which direction was determined by bit R/\overline{W} . Data can be transmitted until receiver responds ACK for each transmitted data byte. That is, after each data byte transfer, the transmitter releases SDA line for one SLC period, so that receiver could sigmnalize if information byte is received or not and if it is ready to receive or not the following one. After NAK respond (while waiting for ACK '1'is transmitted) «master» forms «STOP» state. «Master» may also interrupt transaction to form the state «STOP».

5.5.3 Carrier frequency generation

Controller I^2C I2C1 is clocked from outside. SLC and SDA signals pass through the synchronizer and LPF. Their states are synchronized with the system frequency F_{sys} . This imposes a limit on the minimum frequency value F_{sys} , it must not be less than 8 times exceeding bus exchange frequency. Recommended for speed 100kbit/s $F_{sys} \ge 2MHz$, for speed 400kbit s $F_{sys} \ge 6MHz$.

5.5.4 Interface operation algorythm

The interface has four modes, which are defined in register I2CxCR. They define controller behavior after data byte receipt of transmitdata byte. The states are recorded in the register I2CxST. They are also a source of interrupt request from the controller.

5.5.4.1 Data receipt from «master» After receiving data byte, controller will respond NAK for all subsequent, until I2CxRX register is being read. ACK is automatically formed I2CxRX is being read. Data bytes that have not been confirmed by ACK, are not stored in I2CxRX.

Controller behavior after receiving data byte is set by bit I2CxCR(RMOD).

If I2CxCR(RMOD) = '0', then controller awaits bus «master» respond. It will receive data into shift register and respond NAK to each data byte, until I2CxRX register is read I2CxRX.

If I2CxCR(RMOD) = '1', then controller blocks SCL line and keeps it in state '0' until I2CxRX register is read and bit I2CxST(REC) is cleansed (cleansed automatically when reading I2CxRX).

5.5.4.2 Data transmission to «master» Data transmission to «master» is controlled by bit I2CxCR(TV). If the bit is equal to '1', after receiving address controller confirms it



with ACK state and begins to transmit data located in register I2CxTX. After data byte has been transmitted, bit I2CxCR(TV) is assigned with value I2CxCR(TAV). This allows you to transmit the same byte for all requests without wasting CPU time.

Controller behavior after data transmission «master» and ACK receipt. If «master» responds NAK, the controller will change into START await state lines SLC and SDA. Bit I2CxST (NAK) will take value '1'.

If I2CxCR (TMOD) = '0', then after ACK respond by «master», the controller continues to wait for respond from «master». If it continues data reading operation of data from «slave», then controller will transmit data that should be stored in register I2CxTX.

If I2CxCR (TMOD) = '1', then after ACK respond by «master», the controller blocks SCL line and holds it in a state '0' until bit I2CxCR(TV) is equal to '1'. Use this mode carefully since bus «master» does not have the ability to control the signal SCL, as well as bus operation depends on the software algorithm written by the user for the system where «slave» device operates.

If I2CxCR (TAV) is '1', then controller behavior with any value of bit I2CxCR (TMOD) is the same.



5.5.5 description of registers

Base address I2C1 - 0xC000 1100.

In order to receive real register address add register address displacement to base (initial) address on the bus.

Register	Register displacement	Access	Description
I2CxSAD	$00\mathrm{h}$	RW	«Slave» address register
I2CxCR	04h	RW	Control register
I2CxST	08 h	RW	State register
I2CxMSK	$0\mathrm{Ch}$	RW	Mask register
I2CxRX	10 h	R	Receive data register
I2CxTX	14h	W	Transmit data register

I2CxSAD	«Sl	ave»	ad	dres	s reg	(iste:	r																									
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state															0																	
Description													_															SLV	AĽ	DR		

8-31 — reserved 0-7 SLVADDR 7-bit «slave» device address

I2CxCR	Control reg	ister			,		,
Bit number	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4	3	2	1	0
Initial state		0		U			0
Description			RMOD	TMOD	TV	TAV	EN
5 - 31	_	reserved					
4	RMOD	data receipt mode ('1' - «slave» receives data and holds SCL in '0' until data fro be read (ACK will be formed and transmitted), '0' - «slave» receives data) and given information byte and subsequent, until I2CxRX register will be read					
3	TMOD	data transmit mode ('1' - «slave» transmits one and the same data byte and for requests after, until $I2CxCR(TV) = '0'$, '0' - «slave» transmits one byte and h until $I2CxCR(TV) = '0'$)					
2	TV	transmission acknowledgement ('1' - acknowledges data transmission (after tra byte automatically takes value '0'), '0' - forms NAK and holds SCL in '0' I2CxCR(TMOD))					
1	TAV	data transmission is always acknowledged ('1' - permitted, '0' - forbidden)					
0	ΕN	controller operation enabling ('1' - permitted, '0' - forbidden, lines SCL and state) $% \left({{\left({{{{\bf{n}}_{\rm{c}}}} \right)}_{\rm{controller}}} \right)$	SDA ar	e in 3d			
I2CxST Bit number	State regist	er 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3	2 1	_	0	

	I2CxST	Sta	ite r	egist	ter																										
	Bit number	31	30	29	28	27	26	25	24	23	21	20	19	18	17	16	15	14	13	12	11	9	8	7	6	5	4	3	2	1	0
Description — REC TRA NA	Initial state															(0					· · · ·									
	Description													-															REC	TRA	NAK



I2CxMSK	Mask regi	ster
Bit number	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0
Initial state		U
Description		- RECE TRAE NAK
3-31	_	reserved
2	REC	byte received ('1' - received (automatically cleansed, when I2CxRX is read), '0' - not received)
1	\mathbf{TRA}	byte transmitted ('1' - transmitted (cleansed by record '1' в $I2CxST(TRA)))$
0	NAK	NAK formed for request ('1' - NAK formed)). If «slave» address does not coincide with
		I2CxSAD, then NAK transmit does not affect this bit
3-31	_	reserved
2	RECE	interruption formation enabling under $I2CxST(REC)$ ('1' - permitted, '0' - forbidden)
1	TRAE	interruption formation enabling under I2CxST(TRA) ('1' - permitted, '0' - forbidden)
0	NAKE	interruption formation enabling under $I2CxST(NAK)$ ('1' - permitted, '0' - forbidden)



I2Cx TX	Tra	nsm	it d	ata 1	regi	ster																												٦
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	. 1	0	9	8	7	6	5	4	3	2	2	1 ()
Initial state															0																			
$\operatorname{Description}$												_																	ΤD	ΑT	Ά			
8-31 0-7	— TI	DАЛ	ГА			rved	it d	lata	mo	st s	igni	fica	nt b	oits																				
I2CxRX	Re	ceive	e dat	ta re	gist	er																												٦
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	. 1	0	9	8	7	6	5	4	3	2	2	1 ()
Initial state															0																			
$\operatorname{Description}$																													RD	ΑT	Ά			
8-31	_			$r\epsilon$	eser	rved																												



5.6 Controller $I^2S(I2Sx)$

5.6.1 Brief characteristics

- data receiver implements, operating in «master» mode;
- compatible with Philips I^2S ;
- sample bit selection: from 16 to 32 bit;
- synchronizing frequency predivision;

5.6.2 Bus general description I^2S

Bus is designed only for audio data processing, while other signals, such as the sub-coding and control signals, are transmitted separately. To minimize the number of required contacts serial bus is used comprising three lines, which includes data transmitting line of two channels with time time multiplexing, selective line and synchronization line.


Since transmitter and receiver have the same clock signals for data transmittion, transmitter as master device must generate a synchroniztion signal, data signal and selective signal. However, in complex systems, there may be several receivers and transmitters and this makes difficult to determine the master. Such systems typically have a drive system for managing digital audio data streams between various devices. Then, the transmitters need to generate data under control of an external synchro signal, and operate as slave devices. In general, I^2S interface consists of two distinct cores - transmitter and receiver. Both can operate in either master or slave mode. To transfer the sound through I^2S one-way minimum 3 lines are required:

- Bit clock SCK (clock);
- Word select WS (channel selection line);
- Data line SD (audio data transmossion line).

Signals WS and SCK are designed only by master device (fig. 14).

Time signal diagram I^2S represented on fig. 15:

WS line indicates which channel data is being transmitted, low level ('0') corresponds with the left channel, high ('1') with right, WS change occurs on negative edge SCK. The transmitter changes SD data line value SD data at the negative edge of the signal SCK, the






Figure 14: Signal direction I^2S




Figure 15: Time signal diagram I^2S

receiver reads at the positive. High word bit is transmitted on the second positive edge of SCK signal after WS signal change.



5.6.3 Description of registers

Base address I^2S - 0xC010 2000

In order to receive real register address add register address displacement to base (initial) address on the bus.

Регистр	Address displacement	Access	Description
I2SxCFG	00h	RW	Receiver setting register
I2SxMSK	04h	RW	Interrupt mask register
I2SxINT	08h	RW	Interrupt register
I2SxRX	$0\mathrm{Ch}$	R	Receive data register

I2SxCFG	Receiver	sett	ing	regi	ster																												
Bit number	31 30 2	29 2	8	27 :	26	25	24	2	3 22	2	1	20	19) 18	8	17	16	15	14	1	3	12	11	10	9	8	7	6 5	;	4	3 2	2	1 0
Initial state				0										0								0						0)				0 0
																															14	DWAF	RXEN
Description				_]	RES								PSC									TTO TTO		RX
22-31	—		re	serv	ed																												
16 - 21	RES		bit	an	noui	nt i	in v	vri	itten	au	ıdi	o ċ	lat	a (s	an	nple	siz	e)(16-	32	bi	t)											
8-15	\mathbf{PSC}		tra	nsn	nitt	ing	fre	eqı	lenc	y d	liv	isic	on	valı	ıe																		
3-7	_		re	serv	ed																												
2	SWAP	•	lef	t ch	anr	nel	wri	ite	sett	ing	g (*	1'	- i	nto	od	ld a	ddr	ess	es,	'0		eve	n a	ddr	ess	es)							
1	INTE	N	int	err	upt	en	abli	ing	g ('1	, - J	ре	rm	itt	$\operatorname{ed},$, ₀ ,	- fo	orbi	dd	en)														
0	RXEN	[ор	erat	tion	en	abl	lin	g ('1	, -	рe	erm	nitt	ed,	,0	' - f	orb	idd	len))													
		interrupt mask register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1																															
I2SxMSK		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
Bit number	31 30 2	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
Initial state																																	
Description																LSBF																	
2 - 31	_	1	rese	erve	d						-							,															
1	HSBF	ı	adr	er a	audi	io d	lata	a t	ouffe	r is	s fi	ıll																					
0	LSBF	l	ow	er a	udio	o d	ata	ιb	uffei	is	fu	11																					
I2SxINT	Interrup	t reg	iste	r																													
Bit number	31 30 2	29 2	8	27	26	25	24	2	3 22	2	1	20	19) 18	8	17	16	15	14	1	3	12	11	10	9	8	7	6 5	5	4	3 2	2	0
Initial state						l		1							0											l) 0
																																Ę	5 5
																																6	1
descriptio															_																	перь	LSBF
	L																																
			F	or a	ıll r	egi	ster	r b	its:	('1	' -	pe	ern	it,	·0 ·	- fc	rbi	dd	en)														
2 - 31	_		r_{0}	eser	ved																												
1	HSBF_S	SТ	u	ppe	r aı	udi	o da	ata	a bu	ffer	r is	s fu	ıll																				
0	LSBF_S	Τ	lo	ower	c au	dic	da	ata	buf	fer	is	ful	11																				



I2SxRX	Rec	ceive	e reg	ister	r																			
Bit number	31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															1 0							
Initial state		0																						
Description														R	x_0	DUT								

 $0\text{-}31 \quad \mathrm{RX_OUT} \quad \mathrm{received \ data}$



5.7 general purpose timer (GPTIMx)

5.7.1 Brief characteristics

- represents decrementing 32-bit spinner;
- predivision 16 bit;
- single-shot and continuous calculating mode;




Figure 16: Block diagramm GPTIMx

Executive timer's part consists of predivision and timer. Predivision and timer represent decrementing spinners with initial value registers, from which it is loaded into spinner after reaching value -1. Fig. 16 represents block diagramm GPTIMx.

5.7.2 Work alogorythm

Timer begins counter after bit TIMxCR(EN) = '1'. is set The internal clock signal after the predivision is applied to the timer spinner. Once its value is -1, an interrupt handling request is formed bit TIMxCR (IP) takes the value = one, value TIMxCNTPER (CNT-PER) is loaded into current spinner value register TIMxCNTVAL (CNTVAL). If continuous operation mode of spinner is set (bit TIMxCR (RS) = one), then these events are recurrent.



If single-shot operation mode is set (bit TIMxCR (RS) = zero), then calculation renewal is not being implemented, spinner is not being decremented.

At any time, the timer can be reset by its initial value at setting bit TIMxCR (LD) = one. Timer period may be calculated by means of the following formula:

 $T_{GPTIM} = T_{sys} \ cdotPSCPER \ cdotCNTPER, \ quadPSCPER \ geq2$

It has tobe emphasized, that value TIMxPSCPER(PSCPER) cannot be less then 2, even though such value could be written there.




5.7.3 Register description

Base register addresses GPTIMx:

GPTIM0 - 0xC001 0000 GPTIM1 - 0xC001 0100 GPTIM2 - 0xC001 0200 GPTIM3 - 0xC011 0000 GPTIM4 - 0xC011 0100 GPTIM5 - 0xC011 0200 GPTIM6 - 0xC011 0300

To receive the real address of the register register address displacement is to be added to to base (initial) address on the bus.

Register	Address displacement	Access	Description
TIMxPSCVAL	00h	RW	Predivision current value register
TIMxPSCPER	04h	RW	Predivision initial value register
TIMxCNTVAL	10h	RW	Timer current value register
TIMxCNTPER	14h	RW	Timer initial value register
TIMxCR	18h	RW	Control register





TIMxCNT	PER	Ti	mer	ir	nitial	va	lue	regi	ster																								
Bit number		31	30)	29	28	27	26	25	24	23	22	21	20)	19 18	17	1	6 1	5 14	4 13	3 1	2 1	1	10	9	8	7	6 5	6 4	3 1	2 1	0
Initial state	ſ																	0															
Description	[С	NTI	PEF	1					
			– 16-31 — reserved 0-15 CNTPER Predivision spinner initial														ıl va	lue	(pr	ediv	risio	on	per	iod)								
TIMxCR	Cont	rol	reg	ist	er																												
Bit number	31 3	30	29	28	8 27	2	6 1	25	24	23	22	21	20	19	18	8 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Initial state		0														
Description		IP IE LD RS EN														
5 - 31	—	reserved														
4	IP	attribute of formed interruption ('1' - formed, '0' - no interrupt request), cleansed by record '1'														
		in this bit														
3	IE	permission to form interruption ('1' - permitted, '0' - forbidden)														
2	LD	timer restart ('1' - load TIMxCNTPER(CNTPER) in TIMxCNTVAL(CNTVAL)														
1	\mathbf{RS}	timer operation mode ('1' - continious, '0' - single-shot)														
0	$\mathbf{E}\mathbf{N}$	timer operation permit ('1' - permitted, '0' - forbidden)														



5.8 Controller Ethernet(Ethernet0)

5.8.1 Brief description

- supports speed 10/100 MБит/c
- full duplex, semi-duplex operation modes;
- direct RAM access channel;
- communication interfaces MII, RMII support;
- has MDIO interface;
- supports standard IEEE 802.3-2002 и IEEE 802.3Q-2003

Controller Ethernet0 consists of 3 functional models:

- direct memory acces controller (DMAC)
- MDIO
- Ethernet Debug Communication Link (EDCL)(option, see table MP integration)

DMAC is used for data tarnsmission between MP internal memory and Ethernet0 controller. All received and formed fur transmission data bursts are stored in MP internal memory. The receiver and transmitter have separate DMAC.

MDIO is used to configure and control external media conversion (PHY).

EDCL (optional) provides access to the internal peripheral bus via Ethernet network. It uses protocols UDP, IP, ARP. EDCL, uses Ethernet0 receiver and transmitter.

Ethernet0 supports the following standards: IEEE 802.3-2002 and IEEE 802.3Q- 2003 (optional, see table MP integration). The controller does not support packages such as 0x8808, they will not be accepted.

Ethernet0 receiver and transmitter are connected with external media conversion via interface converter Media Independent Interface (MII). Interface Reduced Media Independent Interface (RMII) is also supported.

Size of receiver and transmitter descriptor tables - 1KB.



5.8.2 Clocking

Ethernet0 transmitter and receiver are clocked by external media conversion, clock signals are independent for receiver and transmitter, and are the part of interfaces MII or RMII. Internal control structure are clocked by system frequency Fsys. Controller supports half-duplex and full-duplex operation modes that can work on transmission rates of 10 and 100 Mbit/s. Minimum Fsys required for proper operation at speeds of 10Mbit / s - 2.5MGts, to 100Mb / s - 18MHz. Fsys below the required values may cause packet loss.

5.8.3 Access to internal FIFO receive-transmit buffers.

To enable this feature, you must set CR bit (ramdebugen) = 1. When this mode is enabled, EDCL packets are not received. Ethernet0 controller receiver and transmitter must be switched off or data in FIFO buffers can be damaged.

The controller provides access to the internal receiver and transmitter FIFO buffers of Ethernet0 controller and EDCL. Transmitter buffer is accessed via peripheral bus with displacement from base address to 0x10000 and 0x107FC. A total of 512 32-bit words. Receiver buffer is accessed via peripheral bus with displacement from base address of 0x20000 Total 512 32-bit words. Buffer EDCL is accessed via peripheral bus with displacement from base address of 0x30000. Total 256-16384 32-bit

5.8.4 Transmitter DMAC

Transmitter uses descriptors placed in internal MP memory. Descriptor cannot be changed during transmission.

5.8.4.1 Decriptor setting Descriptor has direction to address where data block and its size are placed. It also contains control information. Data block address must be aligned 32 bits. The descriptor should not be changed until Ethernet0 controller is not set. TD0(EN) = '0'.



TD0	Ethernet0 desc	criptor, part 0 (address displacement 0x0)														
Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Description		- AL UE IE WR EN LENGTH														
3116	_	reserved														
15	AL	packet not transmitted, since trial amount has exceeded the maximum														
14	UE	packet is transmitted incorrectly, since FIFO was completely filled														
13	IE	interrupt enabling under packet transmission completion, regardless of whether it is transm correctly or not permission for descriptor table pointer to receive value 0 after given packet transmission														
12	WR	permission for descriptor table pointer to receive value 0 after given packet transmission - permitted, '0' - forbidden). If $WR=0$, then descriptor table pointer is incremented to 8 takes value 0 only after reaching descriptor table border.														
11	\mathbf{EN}	one descriptor operation enabling ('1' - permitted, '0' - forbidden)														
100	LENGTH	data block size for receipt in byte														
TD1	Ethernet0 desc	criptor, part 1 (address displacement 0x4)														
Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Description		ADDRESS –														
312 10	ADDRESS	direct to initial memory address, where data for transmission is placed $reserved$														

5.8.4.2 Data preparation for transmission Full data packet except CRC is to be placed in the memory starting address must be specified in the descriptor. Package length specified in the descriptor should not exceed 1514 bytes as possible, otherwise the packet will not be transmitted.

5.8.4.3 Data transmission To start data transmission, you need to set the pointer to descriptor table address and set the bit TD0(EN) in the corresponding descriptor. Descriptor table address must be aligned to 1K. Bits 31..10 contain base address of descriptor table, 9..3 - pointer to a specific descriptor (in bytes). The pointer is set to 0 as soon as it exceeds 1KB. In case if bit TD0(WR)='1' is set in some descriptor, then descriptor pointer takes value 0 when it comes to that descriptor.

After address setting data transmission CR(TX _EN)='1'required addresses are to be enabled. this designates that all descriptions are prepared, data transmission is allowed.

5.8.4.4 Descriptor operation after data transmission completion After transmission is complete, the appropriate status bits will be written in TD0 after packet transmission completion described by descriptor. The package is transmitted successfully if TD0(UE) and TD0(AL) have value '0'. TD0(UE)='1', if during transmission FIFO transmitter is empty. TD0(AL)='1' is set if during transmission collisions occurred more than foreseen by protocol. All other TD0 bits are set = '0' after the completion of package transmission. TD1 remains unchanged. Bit TD0(EN) may be used as an indicator that the descriptor is ready to be used as Etherneth controller automatically sets it into '0' after packet transmission.



In addition to displaying information in the descriptor, there are transmitter status bits in the controller: ... (TE) - a transmission error, ... (TI) - interrupt handling request, is set every time when transmission is completed successfully. .. (TA) - data exchange error via peripheral bus. In this case, the transmitter will be stopped.

5.8.5 Receiver DMAC

Receiver uses descriptors placed in internal MP memory. Receiver DMAC is designed to receive data through Ethernet network.

5.8.5.1 Descriptor setting Descriptor has direction to address where data block and its size are placed. Control information is also there. Data block address should be aligned to 32 bit.

TD0	Ethernet0 des	criptor, part 0 (address displacement 0x0)														
Bit number	31 30 29 28															
Description		M														
3127	_	reserved														
26	MC	packet destination address is multicast (not transmitted)														
2519	—	reserved														
18	LE	error, value in "packet length" does not match the number of received bytes														
17	OE	error, block was received incorrectly due to receiver buffer overflow														
16	CE	error CRC in block														
15	\mathbf{FT}	error, received block is above maximum size, the excess part owas rejected error, odd number of halfbytes is received														
14	AE	error, odd number of halfbytes is received														
13	IE	nterrupt enabling ('1' - permitted, '0' - forbidden). Interrupts will be generated after pa														
12	WR	receipt (bit ETHxCR(RI) should be in '1'), Interrupts are generated regardless of whether the packet receipt completed successfully or an error occurred. descriptor table pointer enabled to take value 0 after given packet transmission ('1' - permitted '0' - forbidden). If WR=0, then descriptor table pointer incremented to 8 and takes value 0 only after raeching descriptor table border.														
11	\mathbf{EN}	descriptor operation enabling (field is set last) ('1' - permitted, '0' - forbidden)														
100	LENGTH	data block size for transmission in bytes														
TD1	Ethernet0 des	criptor, part 1 (address displacement 0x4)														
Bit number	31 30 29 28															
description		ADDRESS —														
312 10	ADDRESS	memory initial address pointer, where received data placed reserved														

5.8.5.2 Data receipt To begin data receipt, it is necessary to set a pointer to descriptor table address and set TD0(EN) bit in the corresponding descriptor. Descriptor table address must be aligned to 1K. Bits 31..10 contain descriptor table base address, 9..3 - pointer to a specific descriptor (in bytes). The pointer is set to 0 as soon as it exceeds 1KB. In case bit



TD0(WR)='1' is set in some descriptor, descriptor pointer takes value 0 when it comes to that descriptor.

After address setting is is necessary to enable data receipt ETHxCR(RE)='1'. This designates that all descriptions are prepared, data transmission is enabled to start.

5.8.5.3 Descriptor processing after date transmission is finished After receipt is completed, bit TD0(EN) has description '0'. Bits TD0(WR) and TD0(IE) have description '0'as well. Amount of received bytes is represented in TD0(LENGTH). Parts of Ethernet frame contain destination address, source address, data type and field. Bits 17..14 in TD0 signalize about receiving errors. After successful receipt all 4 bits have description '0'. Lower 64 byte limit batch is not received and is rejected. Current receiving register is forbidden to be changed before receiving of the first batch with the accepted volume. Bit ETHxST(TS) signalizes about receiving error of the lowerlimit volume batch. Bit ETHxST(IA) signalizes about batch receipt with forbidden MAC address. Bit TD0(FT) signalizes about data batch receipt exceeding maximum allowed size. TDO(LENGHT) field does not garantee correct data receipt. Empty bytes amount lower maximum packet size after word, containing the last byte, is written to memory.



5.8.6**Description of registers**

Base address Ethernet0 - 0xC000 5000

To get a real registers's add address displacement of a register to the base (initial) address of the bus

Register	Address displacement	Access	Description
ETHxCR	00h	RW	Configuration settings register
ETHxST	$04\mathrm{h}$	RW	State register
ETHxMACMSB	08h	RW	MAC address upper part
ETHxMACLSB	$0\mathrm{Ch}$	RW	MAC address lower part
ETHxTDP	14h	RW	Transmitting descriptor word index
ETHxRDP	18h	RW	Receiving descriptor word index

ETHxCR	Co	ntro	l reg	ister																												
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state			()			0							0							0	0	0		0	0	0	0	0	0	0	0
Description				-			MO							_							ME	Id	-		$^{\rm SP}$	\mathbf{RS}	ΡM	ΕD	RI	F	RE	ΤE
26-3	1	_		reserved Multiaddross condition status ('1' permitted '0' forbidden)																												
25		M	2	Mu	Multiaddress condition status ('1' - permitted, '0' - forbidden)																											
12-2	4	—		rese	Multiaddress condition status ('1' - permitted, '0' - forbidden) reserved																											
11		ME	2	per	mit	to	rece	eive	nul	tiad	ldre	ess t	oate	hes	('1'	- p	erm	nitte	ed,	0'-	for	bide	len))								
10		\mathbf{PI}		per	mit	int	erru	ptio	ns '	whe	n cł	nang	ging	the	e sta	tus	of e	exte	rna	l PI	ΗY	('1')	- pe	erm	litt	ed,	'0'	- f	orb	idd	en)	
8-9				rese	$erv\epsilon$	ed																										
7		$^{\rm SP}$		spe	ed (('1')	- 10	0 M	бил	r/c,	,0	- 10) М	бит,	/c)																	
6		\mathbf{RS}						be hth																	1							

 \mathbf{PM} receive all batches in spite of destination unit address ('1' - permitted, '0' - forbidden)

- FDfull duplex operation ('1' - permitted, '0' - forbidden) 4
- 3 RIpermit receiver interruptions ('1' - permitted, '0' - forbidden)
- $\mathbf{2}$ ΤI permit transmitter interruptions ('1' - permitted, '0' - forbidden)
 - receipt permit, bit is automatically reset into '0' after receiving of batch is finished. Bit is to \mathbf{RE} be set only after receive descriptor is recorded ('1' - permitted, '0' - forbidden)
 - TEreceipt permit, bit is autimatically reset into zero '0' after receiving of the batch is finished. Set bit only after transmitting descriptor is recorded. ('1' - permitted, '0' - forbidden)

ETHxST	St	ate r	egist	er																												
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state												0												0	0	0	0	0	0	0	0	0
Description												-												\mathbf{PS}	\mathbf{IA}	\mathbf{TS}	\mathbf{TA}	\mathbf{RA}	IT	RI	ΤE	RE
0.0	4	For all register bits: ('1' - presence of an attribute, '0' - absence of an attribute) — reserved PS PHV status changes																														
9-3	l	_																														
8		\mathbf{PS}]																													
7		IA]	pack	et v	with	ı th	e ad	dre	ss ii	ncor	nsis	tent	wi	th N	ЛАC	C is	rec	eive	d. I	s u	nde	r cl	ear	nsin	g b	y r	eco	rd	'1'		
6		TS	C	lata	ba	tch	wit	h a	low	er li	imit	siz	e is	rec	eive	ed. 1	ls ur	nde	r cl	eans	ing	by	rec	ord	1'1	,						
5		ТА	r	Tran	sm	issio	onι	init	erre	or v	vher	n pi	roce	ssir	ig ir	ı Di	MA	cha	ann	el. (Col	lisic	ns	in	sys	ter	ı bı	us (or i	n t	he	
			J	proc	ess	of	men	iory	aco	ess	. Is	un	der	clea	nsii	ng b	y re	ecor	'd '1	,												
4		RA	. 1	Rece	eive	r er	ror	whe	en p	roc	essi	ng i	n D	MA	۱ ch	ann	el. (Col	lisio	ons	in s	yste	em	bu	s oi	r in	$^{\mathrm{th}}$	ер	roc	ess	of	
]	mem	ory	/ ac	cess	. Is	une	ler	clea	nsi	ng b	oy r	ecor	'd '1	,															
3		TI	1	bate	h is	s rec	ceive	ed w	vit h	out	erro	ors.	Ist	und	er c	lear	nsine	g by	/ re	cord	1'1											

 $\mathbf{5}$

1

0



- $2-\mathrm{RI}$ batch is received without errors. Is under cleansing by record '1'
- 1~ TE ~ Batch transmission is discontinued by error. Is under cleansing by record '1'
- $0~-\mathrm{RE}$ Batch transmission is discontinued by error. Is under cleansing by record '1'



ETHXMAC	MSB	MAC ac	ddress upp	er part																		
Bit number		31 30	29 28 27	26 25	24 23	22	21 20) 19	18 1	7 16	15	14	13	12	11 1	.0 9	8 7	6	5	4 3	2 1	0
Initial state					0												0					
Description					-										47	732 b	its MA	AC				
$16-31 \\ 0-15$	— мас	CMSB	reserved two mos	t signifi	ont b	tos	of MA	Car	ldross													
0-15	MAC	JMBD	two mos	t signin	ant by	tes	OI WIA	ic at	lutes													
ETHXMAC	LSB	MAC ad	dress uppe	r part																		
Bit number		31 30 2	29 28 27	26 25	24 23	22	21 20	19	18 1'	7 16	15	14	13 1	12 1	11 10) 9	8 7	6	5 4	4 3	2 1	0
Initial state										0												
Description									310 b	its MA	С											
10.01			,																			
16-31			reserved																			
0 - 15	MAG	CLSB	lower by	tes of M	AC ad	dres	s															
ETHxTDP	Tran	sfer desc	riptor word	linder																		
Bit number	· · · ·	30 29 2			3 22	21 5	20 19	18	17 16	15	14	13 1	2 1	1 1	0 9	8 7	6 5	5 4	3	2 1	0	
Initial state		0 25 2	0 21 20	20 24 2	0 22	0	20 15	10	11 10	10	11	10 1	2 1.	1 1		0 1 1	0	<u></u>		0		
Description					BA	SEA	DDR								-	DE	SCPN	JT				
-																						
10-31 H	BASE	ADDR	base ac	ldress fo	r desc	ripto	or wor	ds. A	Addre	ss 0x	E02	0000	00 +	rea	ıl ad	dress	in d	lata	ı me	mor	y are	to
			be set,	only up	permo	st bi	ts 31.	.10 a	re rec	order	ed											
3-9 I	DESC	PNT	descrip	tor indi	cator, i	is au	tomat	ically	y incr	emen	ted	whe	n ne	ew d	lata	batc	h is r	rece	eived	l		
0-2 -			reserve	d																		
ETHxRDP	Rece	iving des	scriptor wo	rd index																		
Bit number	31 3	30 29 2	8 27 26	25 24 2	23 22	21	20 19	18	17 16	15	14	13 1	2 1	1 1	0 9	8 7	6 3	5 4	1 3	2 1	0	
Initial state						0											0			0		
Description					BA	SEA	DDR									DE	ISCPN	1T		-		
10-31 H			b	1.1				J		0	EOO	0000			1 - 1	1		1 - 4 -				
10-31 1	эазе	ADDR		ldress fo		-						υυυι	iu +	rea	u ad	uress	in a	ata	, me	mor	y are	ιO
			· · · · · · · · · · · · · · · · · · ·	only up	-							_				_						
	DESC	PNT	-	tor indi	cator, i	is au	tomat	icall	y incr	emen	ted	whe	n ne	ew c	iata	batc	h is r	ece	ived	L		
0-2 -	_		reserve	d																		



5.9 USB(USBx) controller

5.9.1 Brief characteristics

- implements USB 1.1 FS, Fairchild USB1T11A circuit compatible;
- operates only in "device" mode;
- 4 channel classes supported: in-line, control, isochronal, interrupt;
- supports LS (1,5 Mb/s) and FS (12 Mb/s) modes;
- includes 4-channel exchange buffer (FIFO);
- external clock generator 48 MHz is required;




Figure 17: USBx block diagram

USB 1.1 interface operates in «device» mode only. If connection to USB host is lost, the connection status is displayed as a reset in register USBxLNST. When connected to the USB host, then connection status and connection speed will be displayed in USBxLNST register.

If transaction is detected, then USB (Device) is to be ready to accept the transaction. If the incoming data burst is detected, it is necessary to set operation enabling bit to the endpoint (EndPoint) and wait until transaction is completed, i.e. USBxINT (DONE) bit setting (or wait interrupt under bit USBxINT (DONE)). If transaction is detected, including outbound parcel, the data must be loaded into endpoint FIFO before operation enabling bit setting.

Change of the following parameters is allowed:

• USB operation speed;



- USB polarity;
- USB address (on default 0);
- global endpoint operation enabling setting;



5.9.2 Registers' description

Base address USB - 0xFFF1 4000.

In order to receive real register address add register address displacement to base (initial) address o the bus

Register	Address displacement	Access	Description
USBxHSCR	00h	RW	Control register
USBxEPCRn	$08,\!18,\!28,\!38\mathrm{h}$	RW	Control register EPn
USBxEPSTn	$_{0\mathrm{C},1\mathrm{C},2\mathrm{C},3\mathrm{Ch}}$	RW	State register EPn
USBxEPTRSTn	$10,\!20,\!30,\!40\mathrm{h}$	R	Connection condition register EPn
USBxEPNTRSTn	$14,\!24,\!34,\!44h$	RW	NACK connection condition register EPn
USBxCR	48h	RW	Controller control register
USBxLNST	4Ch	R	Controller connection condition register
USBxINT	50h	RW	Interrupt controller register
USBxMSKINT	54h	RW	Interrupt mask register
USBxADDR	58h	R	Device address register
USBxMSPFRAME	5Ch	RW	SOF packet counter most significant bits
USBxLSPFRAME	60h	RW	SOF packet counter least-significant bits
USBxEPRXDATAn	$_{6\mathrm{A,7C,94,ACh}}$	R	EPn receiver buffer
USBxEPRXMSBn	$68,\!80,\!98,\mathrm{B0h}$	RW	EPn receiver buffer most significant bit
USBxEPRXLSBn	6C, 84, 9C, B4h	RW	EPn receiver buffer least-significant bit
USBxEPRXCLRn	$70,\!88,\!A0,\!B8h$	W	EPn receiver buffer control register
USBxEPTXDATAn	74,8C,A4,BCh	W	EPn receiver buffer
USBxEPTXCLRn	$78,\!90,\!A8,\!C0h$	W	EPn receiver buffer control register

USBxHSCI	Control r	egister
Bit number	31 30 2	9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial state		0 0 0
Description		
2-3	1 - r	eserved
1	U	ISB controller reset, 10 system frequency clock required for reload('1' – reset)
0	r	eserved
USBxEPCF	In EPn cor	ntrol register
Bit number	31 30	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial state		
D 1.41		ISO ISO OUT READY EN
Description		
5 - 31	_	reserved
4	ISO	isochronal exchage enabled, data (received/transmitted) are not acknowledged ACK ('0' – for-
		bidden, '1' - permitted)
3	STALL	STALL signal transmission, if Host initialized data exchange ('1' - STALL signal to transmit)
2	OUT	'0' - reply is implemented by DATA1 packet, '1' - reply is implemented by DATA0
1	READY	EP rediness to receive request, automatically cleansed after exchange completion ('1' $-$ EP ready)
0	ΕN	EndPoint operation enabling ('0' - forbidden, '1' - permitted)



USBxEPST	'n EP	n state register	
Bit number	31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Initial state			
Description			CRC
Description			
		For all register bits '1' - attribute presence, '0' - attribute absence	
8-31	_	reserved	
7	SEQ	if the last transmission was OUT TRANS type, then bit shows, where the last packet is	
	·	placed(DATA0 = 0, DATA1 = 1)	
6	ACK	ACK received from Host	
5	STA		
4	NAK		
3	TIM		
2	OVF		
1	STU		
0	CRC		
0	one		
USBxEPTF	RSTn [EPn condition state register	
3it number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
nitial state			0
Description		T	ΥPΕ
0.91			
2-31		reserved	
0-1	TYI	PE Last transaction type (in case when EP was ready) $(00 - SETUP, 01 - IN, 10 - OUT_DATA)$	
USBxEPN7	「RSTn	EPn connection condition NACK register	
Bit number	ſRSTn	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	
Bit number nitial state	ſRSTn	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0	0
Bit number nitial state	[RSTn	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	0
Bit number Initial state Description	FRSTn	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 -	0
Bit number nitial state Description 2-31		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 - reserved	0
Bit number nitial state Description	TRSTn — TYI	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 - reserved PE Last transaction type, completed with NACK transmit into Host (00 - SETUP, 01 - IN, 10 -	0
Bit number nitial state Description 2-31		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 - reserved	0
Bit number nitial state Description 2-31 0-1	— TYI	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 - reserved PE Last transaction type, completed with NACK transmit into Host (00 - SETUP, 01 - IN, 10 -	0
Bit number nitial state Description 2-31 0-1 USBxCR	— TYI	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0<	0
Bit number initial state Description 2-31 0-1 USBxCR [Bit number]		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0<	0
Bit number Initial state Description 2-31		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 ereserved PE Last transaction type, completed with NACK transmit into Host (00 - SETUP, 01 - IN, 10 - OUT_DATA) oller control register 29 28 27 26 25 24 23 22 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 o	0
Bit number Initial state Description 2-31 0-1 USBxCR [Bit number]		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0<	0
Bit number nitial state Description 2-31 0-1 USBxCR [Bit number nitial state		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0<	0
Bit number nitial state Description 2-31 0-1 JSBxCR Bit number nitial state Description		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 reserved PE Last transaction type, completed with NACK transmit into Host (00 - SETUP, 01 - IN, 10 - OUT_DATA) oller control register 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 10 9 8 7 6 5 4 3 2 1 0 </td <td>0</td>	0
Bit number nitial state Description 2-31 0-1 USBxCR Bit number nitial state Description 7-31		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 reserved PE Last transaction type, completed with NACK transmit into Host (00 - SETUP, 01 - IN, 10 - OUT_DATA) oller control register 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OUT_DATA) O 0	
Bit number nitial state Description 2-31 0-1 USBxCR Bit number nitial state Description 7-31 -		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0	
Bit number nitial state Description 2-31 0-1 USBxCR Bit number nitial state Description 7-31 6	TYI TYI 31 30	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Bit number initial state Description 2-31 0-1 USBxCR Bit number initial state Construction 7-31 6 I 5 5	 TYI 31 30 PULL SPEEI	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 reserved PE Last transaction type, completed with NACK transmit into Host (00 - SETUP, 01 - IN, 10 - OUT_DATA) ol ol ol OUT_DATA) ol O O O O O O O O O O O O O O O O O O O	0 TYP
Bit number nitial state Description 2-31 0-1 USBxCR Bit number nitial state Description 7-31 6 I 5	TYI TYI 31 30	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 TYP
Bit number Initial state Description 2-31 0-1 USBxCR [Bit number Initial state 7-31 - 6 I 5 S 4 I	Contra 31 30 - PULL SPEEI POL	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Image: Colspan="4">Image: Colspan="4" Image: Colspan="4" Image: Colspan="4" Image: Colspan="4" Image:	0 TYP
Bit number Initial state Description 2-31 0-1 USBxCR [Bit number Initial state 7-31 - 6 I 5 S 4 I 3 I		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 TYP
Bit number nitial state Description 2-31 0-1 USBxCR Bit number initial state 7-31 6 1 5 4 3 1 1-2	Contra 31 30 - PULL SPEEI POL	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 reserved PE Last transaction type, completed with NACK transmit into Host (00 - SETUP, 01 - IN, 10 - OUT_DATA) oller control register 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OUT_DATA o 0 <td< td=""><td>0 TYP</td></td<>	0 TYP

72 - 95



USBxLNST Controller connection state register Bit number 31 30 29 28 27 26 25 24 23 22 18 17 16 21 20191512100 1413119 Initial state 0 0 TYPE Description _ 3 - 31reserved bus voltage ('0' - +5 B USB supplied, '1' - +5 B USB not supplied) $\mathbf{2}$ VBUS

0-1 LINE connection state (00 - reset, 01 - 1,5 $\,\mathrm{Mb/s},\,10$ - 12 $\,\mathrm{Mb/s})$

USBxINT Controller interrupt register

					-		,																									
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state													0														0	0	0	0	0	0
Description													_														VBUS	NAK	SOF	RESET	RESUME	DONE
]	For	all 1	regis	ster	bits	s '1'	' - a	ttri	but	e pr	esei	ıce,	, ₀ ,	- at	trib	ute	abs	senc	е									

		For all register bits '1' - attribute presence, '0' - attribute ab
6 - 31	_	reserved
5	VBUS	external supply given. Cleansed by record '1'
4	NAK	NACK transmitted. Cleansed by record '1'
3	SOF	SOF received. Cleansed by record '1'
2	RESET	D+ и D- on low level. Cleansed by record '1'
1	RESUME	transaction renewal. Cleansed by record '1'
0	DONE	transaction completion. Cleansed by record '1'

USBxMSKINT Interrupt mask register

Bit number	3	1 30	29	28	27	26	25	24	23	22	21	20	1	9 1	8 17		16	15	14	13	12	2 2	1	10	9	8	7	6	5	4	3	2	1	0
Initial state													(0															0	0	0	0	0	0
Description													_																MSKBUS	MSKNAK	MSKSOF	MSKRESET	MSKRESUME	MSKDONE
			F	or a	all re	egis	ter b	oits:	,1	- e	ven	t pe	err	nitte	ed, '	0,	- e	ven	t fc	orb	idd	en												
6 - 31			r	eser	$\cdot ved$																													
5	VBUS	3	e	xter	mal	sup	ply	give	en																									
4	NAK		N	IAC	K t	ran	smit	ted																										
3	SOF		\mathbf{S}	OF	rec	eive	d																											
2	RESE	T	Ε)+ 1	иD-	on	low	lev	el																									
1	RESU	MЕ	tı	rans	sacti	ion	rene	wal																										
		_																																

0 DONE transaction completion

USBxADDR Device address register

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state													0																0			
Description													_															A	DDI	3		

```
7 - 31
              reserved
     _
0-6
```

```
ADDR USB device address
```

USBxMSPFRAME SOF packet counter most significant bits

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	0
Initial state														0																	0
Description														_																MSI	PNUM

^{3 - 31} ____ reserved

0-2

MSPNUM bits [10:8] of last SOF transaction received packets' amount



USBxLSPFRAME	SOF packet spinner least significant bits	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state		0
Description	_	LSPNUM
8-31 —	reserved	
0-7 LSPNU	JM bits [0:7] of last SOF transaction received packets' amount	
USBxEPRXDATAr	1 EPn receiver buffer	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state		0
Description	_	RXDATA
8-31 —	reserved	
0-7 RXDA	TA received data buffer	
USBxEPRXMSBn	EPn receiver buffer spinner most significant bit	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state	0	0
Description		MSB_NUM
0.91		
8-31 —	reserved	
0-7 MSB_N	IUM receiver buffer data spinner most significant bit	
USBxEPRXLSBn	EPn receiver buffer spinner least significant bit	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state	0	0
Description	_	LSB_NUM
8-31 —	reserved	
0-7 LSB_N	UM receiver buffer data spinner least significant bit	
USBxEPRXCLRn	EPn receiver buffer control register	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	$7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0$
Initial state	0	0
Description		CLR
Description		
1-31 —	reserved	
0 CLF	R receiver buffer cleansing (1 – cleanse)	
USBxEPTXDATAr	* * * * * * * * * * * * * * * * * * * *	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state		U
Description		TX DATA
8-31 —	reserved	
0-7 TXDA	TA transmitted data buffer	
,		
USBxEPTXCLRn	EPn transmitter buffer control register	
Bit number		7 6 5 4 3 2 1 0
Initial state	0	0
Description	_	CLR
1 9 1	The second d	
1-31 —	reserved	

CLR transmitter buffer cleansing (1 - cleanse)

0



5.10 PWM controller (PWMx)

5.10.1 Brief characteristics

- single-pulse operation;
- spinner period updatability in the process of operation (under certain conditions);




Figure 18: PWM block diagram

PWM controller (PWM) is used for generating latitudinal pulse-modulated waves. PWM inludes 4 channels and has single pulse mode generating regime, and is subject to change spinner period in the process of operation (subject to the conditions described in the relevant section).

5.10.2 PWM initialization

In order to initialize PWM interface and spinner operation mode must be set in register PWM_CR, and channels which operation needs to be enabled must be chosen. The next step is to set the active / inactive level on / off channel. Additionally, interrupts of applicable channel may be enabled, interrupt enabling is possible under overflow spinner.



5.10.3 PWM operation modes

PWM can be generated at once or intermittently, installation is performed in bit PWM_CR(PULSE_ Spinner is run in three modes: incrementing, decrementing, maximum value increase and decrease to zero mode. Spinner operation mode setting is implemented in bit AUTO_RELOAD Spinner operation mode setting is implemented in bit PWM_CR(AUTO_RELOAD) of control register. Permission to activate spinner period updatability in the process of operation in bit CNT_MODE is granted, but only in case of spinner period operating in bit PWM_CR(CNT_MODE), but only under certain conditions.

5.10.4 PWM Interrupts

Interrupts are of two types: overflow spinner and condition when spinner reaches specific channel value compare register. Interrupts are allowed in control register management, and interrupt request is recorded in PWM_INT register.

5.10.5 PWM pulse duration

PWM pulse duration will be determined as the difference between the value of spinner period PWM_CNT and compare register value PWM_CMPCHn, multiplied by intersection of single processor cycle duration and predivision value PWM_PSC. PWM impulse active level duration will be determined as the difference between spinner period value PWM_CNT and compare register value PWM_CMPCHn, multiplied by intersection of single processor cycle duration and the predivision value PWM_PSC.

$$T_{ACT} = (T_{cnt} - T_{cmpch}) \cdot T_{sys} \cdot (PSC + 1)$$



5.10.6 Description of registors

Base address PWM - 0xC001 2000. To receive the real address of the register add register address displacement to base (initial) address on the bus

Annotation: compare registers under n=[0;3] will have the following displacement addresses .

PWMxCMPCH0 - 0x20 PWMxCMPCH1 - 0x24 PWMxCMPCH2 - 0x28 PWMxCMPCH3 - 0x2C

Register	Address displacement	Access	Description
PWMxCR	00h	RW	Control register
PWMxINT	$04\mathrm{h}$	RW	Interrupt register
PWMxCNTVAL	08h	RW	Current spinner value register
PWMxPSC	$0\mathrm{Ch}$	RW	Predivision value register
PWMxCNT	10h	RW	Spinner period register
PWMxCMPCHn	0x20-0x2Ch	RW	Spinner period register

PWMx	CR Control register																							
Bit num	ber 31 30 29 28	27 26 25 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3 2	1	0
Initial st	ate (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0		0
Descripti	ion	-	CH3MODE	CH2MODE	CH1MODE	CH0MODE	EN_CH3_IRQ	EN_CH2_IRQ	EN_CH1_IRQ	EN_CH0_IRQ	OUT_LVL_3	OUT_LVL_2	OUT_LVL_1	OUT_LVL_0	CH_EN_3	CH_EN_2	CH_EN_1	CH_EN_0			OVF_IRQ	CNT_MODE	AUTO_RELOAD	PULSE_MODE
24 - 31	_	reserved																						
23	CH3_MODE	Active level	set	ing	of	swit	che	d cł	nanı	nel :	3 ('0)' –	log	ic 0,	,1	- le	ogic	1)						
22	$CH2_MODE$	Active level	set	ting	of	swit	che	d cł	nanı	nel :	2 ('0)' –	log	ic 0,	'1'	- le	ogic	1)						
21	CH1_MODE	Active level	set	ing	of	swit	che	d cł	nanı	nel	1 ('0)' –	log	ic 0,	'1'	- le	ogic	1)						
20	CH0 MODE	Active level	set	ting	of	swit	che	d ch	nanı	nel () ('()' –	log	ic 0,	'1'	- le	ogic	1)						
19	EN_CH3_IRQ	Interrupt er	ıabl	ing	for	chai	nnel	13 ((0)	– fo	rbid	lder	ı, '1	' – J	perr	nitt	ed)							
18	EN_CH2_IRQ	Interrupt en	ıabl	ing	for	chai	nnel	12 (('0'	– fo	rbic	lder	ı, '1	' - 1	perr	nitt	ed)							
17	$EN_{CH1}IRQ$	Interrupt en	ıabl	ing	for	chai	nnel	l 1 ((0)	– fo	rbid	lder	ı, '1	' – 1	perr	nitt	ed)							
16	$EN_{CH0}IRQ$	Interrupt en	ıabl	ing	for	chai	nnel	10((0)	– fo	rbid	lder	ı, '1	' – 1	perr	nitt	ed)							
15	OUT_LVL_3	Inactive lev	el se	ettir	ng o	f sw	itch	ned	$^{\rm cha}$	nne	13(('0'	- lo	gic	0, '1	L' —	log	ic 1)					
14	OUT_LVL_2	Inactive lev			0									0	· ·		0		· ·					
13	OUT_LVL_1	Inactive lev			-									-			-							
12	OUT_LVL_0	Inactive lev			-									-			-)					
11	CH_EN3	Interrupt en		-																				
10	CHEN2	Interrupt en																						
9	CH_EN1	Interrupt en		~					·								· · · ·							
8	CH_EN0	Interrupt er	ıabl	ing	for	cha	nnel	la O	('0'	– f	orbi	idde	en, '	1' -	pei	rmit	ted	l)						
5-7	_	reserved																						
4	OVF_IRQ	Interrupt en	nabl	ing	und	ler s	pin	ner	ove	rflov	w ('	0' –	for	bidd	len,	'1'	– p	ern	litt	ed)				
2-3	CNT_MODE	Spinner ope						0		-			ıcre	ases	to	maz	xim	um	val	lue,	and	then	decre	eases
		to zero 01 –	deo	ren	nent	ing	00	– in	crei	men	ting	5												



1AUTO_RELOADSpinner period enabling in the process of operation ('0' - forbidden, '1' - permitted)0PULSE_MODEРазрешение работы в однократном режиме ('0' - forbidden, '1' - permitted)





PWMxIN	Γ Inte	rrupt re	gist	er																			
Bit number	31	30 29	28	27 26	25	24 23	8 22	21	20 19	18	17 16	15	14	13 12	11	10	9 8	7	6 5	4 3	2	1	0
Initial state										0										0	0	0	0
																				IRQ	-IRO	IRQ	_IRQ
																				CH3_IRC	CH2_	CH1_	CH0
Description										—s										5	5	Ð	5
4-31	_		$r\epsilon$	eserved																			
3	CH3	IRQ	\mathbf{C}	hannel	3 s	pinner	read	hed	compa	are i	register	val	ue										
2	CH2	\mathbf{IRQ}	\mathbf{C}	hannel	2 s	pinner	read	hed	comp	are 1	register	val	ue										
1	CH1	IRQ	\mathbf{C}	hannel	$1 \mathrm{s}$	pinner	read	hed	comp	are i	register	val	ue										
0	CH0	IRQ	\mathbf{C}	hannel	0 s	pinner	read	hed •	comp	are 1	register	val	ue										
	_																						
PWMxCN	TVAL	_	_	pinner v	-	_	_			0.1		- 1 -	0 1 1 5		0 10					0 1 5 1			1 0
Bit number Initial state		31 30	29	28 2	7 2	6 25 2	$\frac{24}{0}$	3 22	21 2	0 1	9 18 1	7 1	6 15	14 1	3 12	11	10	9 8	3 7	6 5	4 3	2	1 0
Description							0										C	NT V	ZAL.				
Description																		<u>, _ </u>					
16 - 31	_		1	reserve	d																		
0 - 15	CNT	VAL	(Curent	spi	nner va	alue																
		_			•																		_
PWMxPS	CPre	division	val	ue regis	ter																		
Bit number	31	30 29	28	27 26	25	24 23	3 22	21	20 19	18	17 16	5 15	14	13 12	2 11	10	9 8	7	6 5	4 3	2	1 0]
Initial state						0											0						-
Description																	PSC						
16-3	1	r		rved																			
0-15				livisior	u va	مالا																	
0-10	1,	50 1	rcc	111 15101	i va	iuc																	
PWMxCN	T Spi	nner pe	r io d	registe	r																		
Bit number	31	30 29	28	27 26	5 25	24 2	3 22	21	20 19	9 18	3 17 1	6 15	i 14	13 1	2 11	10	9 8	8 7	6 5	4 3	2	1 0	7
Initial state						0											0						
Description						_										CN	NT_F	PER					
16-31	_			reserve	d																		
0-15	CNT	DEB				riod w	luo																
0-15	UNI.	_PER	r.	Spinne	r pe	nou va	inue																
PWMxCM	IPCHn	Comp	are	register	•																		
Bit number		31 30) 29	9 28 2	7 2	6 25	24 2	3 22	21 5	20 1	9 18	17 1	6 15	14	13 12	2 11	10	9	8 7	6 5	4 3	2	1 0
Initial state					÷		0			÷								0					
Description							_										C	MP_	VAL				
16-31				reserve	d																		
10-31 0-15	CMP	VAL				mpare	reg	ister	value														



Processor's pinmap assignation 6

Assignation of processor outputs in QFP208 package 6.1

Convention	
Convention	s

- S supply line connection
- Ι input
- 0 output
- NC not connected
- OSC $\ \ {\rm for \ oscillator/allocator \ connection}$
- DVDD + output cascades (3.3B)output cascades' GND
- DVSS + cores (1.8B)
- VDD
- VSSGND cores

N⁰	Туре	Port		Bit	Alternative function	Annotation
1	I/O		0	GPIOA[0]	eth0_col	
2	I/O		1	GPIOA[1]	eth0_tx_en	
3	I/O	GPIOA	2	GPIOA[2]	$eth0_tx_er$	
4	I/O		3	GPIOA[3]	$eth0_txd0$	
5	I/O		4	GPIOA[4]	$eth0_txd1$	
6	S			DVDD		
7	S			DVSS		
8	S			VSS		
9	S			VDD		
10	I/O		5	GPIOA[5]	eth0_txd2	
11	I/O		6	GPIOA[6]	eth0_txd3	
12	I/O	GPIOA	7	GPIOA[7]	eth0_tx_clk	
13	I/O		8	GPIOA[8]	$eth0_crs$	
14	I/O		9	GPIOA[9]	eth0_rx_dv	
15	S			DVDD		
16	S			DVSS		
17	S			VSS		
18	S			VDD		
19	I/O		10	GPIOA[10]	eth0_rx_er	
20	I/O]	11	GPIOA[11]	eth0_rxd0	
21	I/O	GPIOA	12	GPIOA[12]	eth0_rxd1	
22	I/O	1	13	GPIOA[13]	eth0_rxd2	
23	I/O		14	GPIOA[14]	eth0_rxd3	
24	S			DVDD		
25	S			DVSS		
26	S			VSS		
27	S			VDD		
28	I/O		15	GPIOA[15]	eth0_rx_clk	
29	I/O		16	GPIOA[16]	eth0_mdio	
30	I/O	GPIOA	17	GPIOA[17]	eth0_mdc	
31	I/O]	18	GPIOA[18]	usb0_v_det	
32	I/O		19	GPIOA[19]	-	
33	S			DVDD		
34	S			DVSS		
35	S			VSS		
36	S			VDD		
37	I/O		20	GPIOA[20]	-	

GPIOA



N⁰	Туре	Port		Bit	Alternative function	Annotation
38	I/O		21	GPIOA[21]	-	
39	I/O	1	22	GPIOA[22]	i2c0_scl	
40	I/O	1	23	GPIOA[23]	i2c0_sda	
41	I/O		24	GPIOA[24]	usb0_vp_in	
42	S			DVDD		
43	S			DVSS		
44	S			VSS		
45	S			VDD		
46	I/O		25	GPIOA[25]	usb0 vm in	
47	I/O		26	GPIOA[26]	usb0_vp_out	
48	I/O		27	GPIOA[27]	usb0 vm out	
49	I/O	GPIOA	28	GPIOA[28]	/usb0_oe	
50	I/O		29	GPIOA[29]	usb0_fs	
51	I/O		30	GPIOA[30]	usb0_dp_pullup	
52	I/O		31	GPIOA[31]	usb0_dm_pullup	
53	I/O		0	GPIOB[0]	spi0_sck_out	
54	I/O		1	GPIOB[1]	spi0_mosi	
55	I/O	GPIOB	2	GPIOB[2]	spi0_miso	
56	I/O		3	GPIOB[3]	spi0_sel_in	
57	I/O		4	GPIOB[4]	spi0_sck_in	
58	S			DVDD		
59	S			DVSS		
60	S			VSS		
61	S			VDD		
62	I/O		5	GPIOB[5]	spi0_ss0	
63	I/O		6	GPIOB[6]	spi0_ss1	
64	I/O	GPIOB	7	GPIOB[7]	spi0_ss2	
65	I/O		8	GPIOB[8]	uart0_txd	
66	I/O		9	GPIOB[9]	uart0_rxd	
67	S			DVDD		
68	S			DVSS		
69	S			VSS		
70	S			VDD		
71	I/O		10	GPIOB[10]	uart0 cts	
72	I/O	1	11	GPIOB[11]	uart0_rts	
73	I/O	GPIOB	12	GPIOB[12]	i2s_din	
74	I/O	1	13	GPIOB[13]	i2s_ws	
75	I/O	1	14	GPIOB[14]	i2s_sck	
76	S			DVDD		
77	S			DVSS		
78	S			VSS		
79	S			VDD		
80	I/O		15	GPIOB[15]	gptim3 extclk	
81	I/O		16	GPIOB[16]	spi1_sck	
82	I/O	GPIOB	17	GPIOB[17]	spi1_mosi	
83	I/O	1	18	GPIOB[18]	spi1_miso	
84	I/O	1	19	GPIOB[19]	spi1_sel_in	
85	S			DVDD		
86	S			DVSS		
87	S			VSS		
88	S			VDD		
1	I	I	1	I	1	· · ·



N⁰	Type	Port		Bit	Alternative function	Annotation
89	I/O		20	GPIOB[20]	spi1 sck in	
90	I/O		21	GPIOB[21]	spi1 ss0	
91	I/O	GPIOB	22	GPIOB[22]	spi1 ss1	
92	I/O		23	GPIOB[23]	spi1 ss2	
93	I/O		24	GPIOB[24]	uart1_txd	
94	S			DVDD		
95	S			DVSS		
96	S			VSS		
97	S			VDD		
98	I/O		25	GPIOB[25]	uart1 rxd	
99	I/O		26	GPIOB[26]	uart1 cts	
100	I/O		27	GPIOB[27]	uart1 rts	
101	I/O	GPIOB	28	GPIOB[28]	-	
102	I/O		29	GPIOB[29]	-	
103	I/O		30	GPIOB[30]	_	
104	I/O		31	GPIOB[31]	gptim4 extclk	
105	0			extrom clk		External ROM clock output
106	I			extrom data		External ROM data input
107	0			/extrom ce		External ROM operation en-
				/ _		abling signal
108	0			mem ready		MP memory signal ready
109	I			 /nmi		External interrupt request sig-
				'		nal (non-maskable)
110	S			DVDD		
111	S			DVSS		
112	S			VSS		
113	S			VDD		
114	I			/trst		JTAG (IEEE 1149.1)
115	I			tms		
116	0			tdo		-
117	I			tdi		-
118	I			tck		-
119	S			DVDD		
120	S			DVSS		
120	S			VSS		
121	S			VDD		
123	NC	_	-	-	_	
124	I/O		0	GPIOC[0]	gptim0 extclk	
125	I/O I/O		1	GPIOC[1]	gptim1 extclk	
126	I/O I/O	GPIOC	2	GPIOC[2]	gptim2 extclk	
127	I/O		3	GPIOC[3]		
128	S		-	DVDD		
129	S			DVSS		
130	S			VSS		
131	S			VDD		
131	I/O		4	GPIOC[4]	pwm0	
132	I/O I/O		+ 5	GPIOC[5]	pwm1	+
134	I/O	GPIOC	6	GPIOC[6]	pwm2	
135	I/O I/O		7	GPIOC[7]	pwm3	
136	I/O I/O		8	GPIOC[8]	uart2 txd	
137	S		-	DVDD		
1 101		I	I	1 2 . 22	I	1





$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
161 I/O GPIOD 1 gpiod[1] spi2_mosi 162 S DVDD	
161 I/O 1 gpiod[1] spi2_mosi 162 S DVDD	
163 S DVSS	
164 S VSS	
165 S VDD	
166 I/O 2 GPIOD[2] spi2 miso	
167 I/O 3 GPIOD[3] spi2 sel in	
168 I/O GPIOD 4 GPIOD[4] spi2_sck_in	
169 I/O 5 GPIOD[5] spi2_ss0	
170 I/O 6 GPIOD[6] spi2_ss1	
171 S DVDD	
172 S DVSS	
173 S VSS	
174 S VDD	
175 I/O 7 GPIOD[7] spi2_ss2	
176 I/O 8 GPIOD[8] uart3_txd	
177 I/O GPIOD 9 GPIOD[9] uart3_rxd	
178 I/O 10 GPIOD[10] uart3_cts	
179 I/O 11 GPIOD[11] uart3_rts	
180 S DVDD	
181 S DVSS	
182 S VSS	
183 S VDD	
184 I/O 12 GPIOD[12] i2c1_scl	
185 I/O CPIOD 13 GPIOD[13] i2c1_sda	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
187 I/O 15 GPIOD[15] gptim6_extclk	
188 I clk_usb usb0_clk	



N⁰	Туре	Port		Bit	Alternative function	Annotation
189	S			DVDD		
190	S			DVSS		
191	S			VSS		
192	S			VDD		
193	Ι			wake_up		Sleep mode quit injected signal
194	Ι			xtal_in		External allocator input
195	NC	-	-	-	-	
196	NC	-	-	-	-	
197	NC	-	-	-	-	
198	S			DVDD		
199	S			DVSS		
200	S			VSS		
201	S			VDD		
202	NC	-	-	-	-	
203	NC	-	-	-	-	
204	NC	-	-	-	-	
205	Ι		-	nreset		Reset signal (log. "0" - active)
206	NC	-	-	-	-	
207	NC	-	-	-	-	
208	NC	-	-	-	-	



Assignation of processor outputs in QFP240 package 6.2

Conventions

S	supply	line	connection	
---	--------	------	------------	--

- input Ι 0
- output NC
- not connected OSC
- ${\rm for \ oscillator/allocator \ connection}$ DVDD + output cascades (3.3B)
- DVSS output cascades' GND
- VDD + cores (1.8B)

GND cores VSS

N⁰	Type	Port		bit	Alternative function	Annotation
1	NC	-	-	=	-	
2	NC	-	-	-	-	
3	NC	-	-	-	-	
4	NC	-	-	-	-	
5	I/O		0	GPIOA[0]	eth0_col	
6	I/O		1	GPIOA[1]	eth0_tx_en	
7	I/O	GPIOA	2	GPIOA[2]	eth0_tx_er	
8	I/O		3	GPIOA[3]	eth0_txd0	
9	I/O		4	GPIOA[4]	eth0_txd1	
10	S			DVDD		
11	S			DVSS		
12	S			VSS		
13	S			VDD		
14	I/O		5	GPIOA[5]	eth0_txd2	
15	I/O		6	GPIOA[6]	eth0 txd3	
16	I/O	GPIOA	7	GPIOA[7]	eth0_tx_clk	
17	I/O		8	GPIOA[8]	eth0_crs	
18	I/O		9	GPIOA[9]	eth0_rx_dv	
19	S			DVDD		
20	S			DVSS		
21	S			VSS		
22	S			VDD		
23	I/O		10	GPIOA[10]	eth0 rx er	
24	I/O		11	GPIOA[11]	eth0_rxd0	
25	I/O	GPIOA	12	GPIOA[12]	eth0_rxd1	
26	I/O		13	GPIOA[13]	eth0_rxd2	
27	I/O		14	GPIOA[14]	eth0_rxd3	
28	S			DVDD		
29	S			DVSS		
30	S			VSS		
31	S			VDD		
32	I/O		15	GPIOA[15]	eth0_rx_clk	
33	I/O	1	16	GPIOA[16]	eth0_mdio	
34	I/O	GPIOA	17	GPIOA[17]	eth0_mdc	
35	I/O	1	18	GPIOA[18]	usb0_v_det	
36	I/O	1	19	GPIOA[19]	-	
37	S			DVDD		
38	S			DVSS		
39	S			VSS		
40	S			VDD		
41	I/O		20	GPIOA[20]	-	

GPIOA



№	Туре	Port		bit	Alternative function	Annotation
42	I/O		21	GPIOA[21]	-	
43	I/O		22	GPIOA[22]	i2c0_scl	
44	I/O		23	GPIOA[23]	i2c0_sda	
45	I/O		24	GPIOA[24]	usb0_vp_in	
46	S			DVDD		
47	S			DVSS		
48	S			VSS		
49	S			VDD		
50	I/O		25	GPIOA[25]	usb0_vm_in	
51	I/O		26	GPIOA[26]	usb0_vp_out	
52	I/O		27	GPIOA[27]	usb0_vm_out	
53	I/O	GPIOA	28	GPIOA[28]	/usb0_oe	
54	I/O		29	GPIOA[29]	usb0_fs	
55	I/O		30	GPIOA[30]	usb0_dp_pullup	
56	I/O		31	GPIOA[31]	usb0_dm_pullup	
57	NC	-	-	-	-	
58	NC	-	-	-	-	
59	NC	-	-	-	-	
60	NC	-	-	-	-	
61	NC	-	-	-	-	
62	NC	-	-	-	-	
63	NC	-	-	-	-	
64	NC	-	-	-	-	
65	I/O		0	GPIOB[0]	spi0 sck out	
66	I/O		1	GPIOB[1]	spi0_mosi	
67	I/O	GPIOB	2	GPIOB[2]	spi0_miso	
68	I/O		3	GPIOB[3]	spi0_sel_in	
69	I/O		4	GPIOB[4]	spi0_sck_in	
70	S			DVDD		
71	S			DVSS		
72	S			VSS		
73	S			VDD		
74	I/O		5	GPIOB[5]	spi0_ss0	
75	I/O		6	GPIOB[6]	spi0_ss1	
76	I/O	GPIOB	7	GPIOB[7]	 spi0_ss2	
77	I/O		8	GPIOB[8]	uart0_txd	
78	I/O		9	GPIOB[9]	uart0_rxd	
79	S			DVDD		
80	S			DVSS		
81	S			VSS		
82	S			VDD		
83	I/O		10	GPIOB[10]	uart0_cts	
84	I/O		11	GPIOB[11]	uart0_rts	
85	I/O	GPIOB	12	GPIOB[12]	i2s_din	
86	I/O		13	GPIOB[13]	i2s_ws	
87	I/O		14	GPIOB[14]	i2s_sck	
88	S			DVDD		
89	S			DVSS		
90	S			VSS		
91	S			VDD		
92	I/O		15	GPIOB[15]	gptim3_extclk	
					—	·

GPIOB



$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c } \hline 110 & I/O \\ \hline 111 & I/O \\ \hline 111 & I/O \\ \hline 112 & I/O \\ \hline 112 & I/O \\ \hline 113 & I/O \\ \hline 114 & I/O \\ \hline 115 & I/O \\ \hline 115 & I/O \\ \hline 116 & I/O \\ \hline 116 & I/O \\ \hline 117 & NC & - & - & - \\ \hline 118 & NC & - & - & - \\ \hline 119 & NC & - & - & - & - \\ \hline 119 & NC & - & - & - & - \\ \hline 119 & NC & - & - & - & - \\ \hline 110 & I/O \\ \hline 110 & I/O \\ \hline 1110 & I/O \\ \hline 1111 & I/O \\ \hline 111 $	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
115 I/O 30 GPIOB[30] - 116 I/O 31 GPIOB[31] gptim4_extclk 117 NC - - - 118 NC - - - 119 NC - - -	
116 I/O 31 GPIOB[31] gptim4_extclk 117 NC - - - 118 NC - - - 119 NC - - -	
117 NC - - - - - - - - - - - 118 NC - </td <td></td>	
118 NC - - - 119 NC - - - -	
119 NC	
120 NC	
121 NC	
122 NC	
123 NC	
124 NC	
125 O extrom_clk External ROM	clock output
126 I extrom_data External ROM	data input
127 O /extrom_ce External ROM	operation en-
abling signal	
128 O mem_ready MP memory signature	nal ready
129 I /nmi External interrul	pt request sig-
nal (non-maska	ole)
130 S DVDD	
131 S DVSS	
132 S VSS	
133 S VDD	
134 I /trst JTAG (IEEE 1)	49.1)
135 I tms	
136 O tdo	
137 I tdi	
138 I tck	
139 S DVDD	
140 S DVSS	
141 S VSS	





N⁰	Type	Port		\mathbf{bit}	Alternative function	Annotation
142	S			VDD		
143	NC	-	-	-	-	
144	I/O		0	GPIOC[0]	gptim0 extclk	
145	I/O	antoa	1	GPIOC[1]	gptim1_extclk	
146	I/O	GPIOC	2	GPIOC[2]	gptim2_extclk	
147	I/O		3	GPIOC[3]	-	
148	S			DVDD		
149	S			DVSS		
150	S			VSS		
151	S			VDD		
152	I/O		4	GPIOC[4]	pwm0	
153	I/O		5	GPIOC[5]	pwm1	
154	I/O	GPIOC	6	GPIOC[6]	pwm2	
155	I/O		7	GPIOC[7]	pwm3	
156	I/O		8	GPIOC[8]	uart2_txd	
157	S			DVDD		
158	S			DVSS		
159	S			VSS		
160	S			VDD		
161	I/O		9	GPIOC[9]	uart2_rxd	
162	I/O		10	GPIOC[10]	uart2_cts	
163	I/O	GPIOC	11	GPIOC[11]	uart2_rts	
164	I/O		12	GPIOC[12]	-	
165	I/O		13	GPIOC[13]	-	
166	S			DVDD		
167	S			DVSS		
168	S			VSS		
169	S			VDD		
170	I/O		14	gpioc[14]	-	
171	I/O		15	GPIOC[15]	$gptim5_extclk$	
172	I/O		16	GPIOC[16]	-	
173	I/O		17	GPIOC[17]	-	
174	I/O	GPIOC	18	GPIOC[18]	-	
175	I/O	01100	19	GPIOC[19]	-	
176	I/O		20	GPIOC[20]	-	
177	NC	-	-	-	-	
178	NC	-	-	-	-	
179	NC	-	-	-	-	
180	NC	-	-	-	-	
181	NC	-	-	-	-	
182	NC	-	-	-	-	
183	NC	-	-	-	-	
184	NC	-	-	-	-	
185	I/O		21	GPIOC[21]	-	
186	I/O		22	GPIOC[22]	-	
187	I/O		23	GPIOC[23]	-	
188	I/O	GPIOD	0	GPIOD[0]	spi2_sck	
189	I/O		1	gpiod[1]	spi2_mosi	
190	S			DVDD		
191	S			DVSS		
192	S			VSS		



N⁰	Туре	Port		bit	Alternative function	Annotation
193	S			VDD		
194	I/O		2	GPIOD[2]	spi2 miso	
195	I/O		3	GPIOD[3]	spi2 sel in	
196	I/O	GPIOD	4	GPIOD[4]	spi2_sck_in	
197	I/O		5	GPIOD[5]	spi2_ss0	
198	I/O		6	GPIOD[6]	spi2_ss1	
199	S			DVDD		
200	S			DVSS		
201	S			VSS		
202	S			VDD		
203	I/O		7	GPIOD[7]	spi2_ss2	
204	I/O		8	GPIOD[8]	uart3_txd	
205	I/O	GPIOD	9	GPIOD[9]	uart3_rxd	
206	I/O		10	GPIOD[10]	uart3_cts	
207	I/O		11	GPIOD[11]	uart3_rts	
208	S			DVDD		
109	S			DVSS		
110	S			VSS		
111	S			VDD		
112	I/O		12	GPIOD[12]	i2c1_scl	
113	I/O	GPIOD	13	GPIOD[13]	i2c1_sda	
114	I/O		14	GPIOD[14]	-	
115	I/O]	15	GPIOD[15]	gptim6_extclk	
116	Ι			clk_usb	usb0_clk	
117	S			DVDD		
118	S			DVSS		
119	S			VSS		
120	S			VDD		
121	Ι			wake_up		Sleep mode quit injected signal
122	Ι			xtal_in		External allocator input
123	NC	-	-	-	-	
124	NC	-	-	-	-	
125	NC	-	-	-	-	
126	S			DVDD		
127	S			DVSS		
128	S			VSS		
129	S			VDD		
130	NC	-	-	=	-	
131	NC	-	-	-	-	
132	NC	-	-	-	-	
133	Ι		-	nreset		Reset signal (log. "0" – active)
134	NC	-	-	-	-	
135	NC	-	-	-	-	
136	NC	-	-	-	-	
137	NC	-	-	-	-	
138	NC	-	-	-	-	
139	NC	-	-	-	-	
140	NC	-	-	-	-	
	I	I	1	l	1	I



6.3 Assignation of processor outputs in LQFP128 package

Conventions

S	supply line connection
Ι	input
0	output
NC	not connected
OSC	for oscillator/allocator connection
DVDD	+ output cascades (3.3B)
DVSS	output cascades' GND
VDD	+ cores (1.8B)
1100	COMP.

VSS GND cores



6.4 Assignation of processor outputs in LQFP144 package

Conventions

S	supply line connection
Ι	input
0	output
NC	not connected
OSC	for oscillator/allocator connection
DVDD	+ output cascades (3.3B)
DVSS	output cascades' GND
VDD	+ cores (1.8B)
1100	COMP.

VSS GND cores



6.5 Processor output diagram in QFP208 package





Figure 19: Processor output diagram








Figure 20: Processor output diagram

6.7 Processor output diagram in LQFP128 package

6.8 Processor output diagram in LQFP144 package



7 Electric characteristics

7.1 Electrical characteristics of input-output ports

Para	meter	conditions	Min.	Typ.	Max.
V_{IL}	Low-level input voltage, V	CMOS, LVTTL	-0,3		0, 8
V_{IH}	High-level input voltage, V		2, 0		5.5
I_{IL}	Low-level input current, mcA	$V_{in} = V_{SS}$	-10		10
I_{IH}	High-level input current, mcA	$V_{in} = DVDD$	-10		10
V_{OL}	Low-level output voltage, V	$I_{OL} = -12 \text{MA}$	0		0,4
V_{OH}	High-level output voltage, v	$I_{OH} = 12 \text{MA}$	2.4		3.6
	High-level raising register, kOhm		68, 2		118, 1
	Low-level raising register , kOhm		30, 2		80,6

Table 15: Electrical characteristics of input-output ports



A Annotation

1 — In MCp0411100101 query analyzer of interruptions (№ № 7-31) from PU can only be executed through a survey of their status registers. In other words, in the program cycle or by means of interrupt from the system timer, status of the required PU is to be read, and in the process of analyzing it, the necessity of interrupt query handler run is determined. Interrupts of the core (№ № 0-6) hardwarily causes the transition to interrupt query handler;