

USER MANUAL

Multicellular processors: MCp042P200102-LQ256 MCp042R100102-LQ256



Abstract

MCp042P200102/MCp042R100102 microprocessor includes a multicellular CPU core, which is the first processor core with a radically new (post-Neumann) multicellular architecture developed in Russia. Multicellular processor is designed for a wide range of control tasks and digital signal processing in applications that require minimum power consumption and high performance. Given multicellular processor consists of 4 cells (coherent processing units) combined by intellectual commutation environment. MCp042R100102 has dynamically reconfigurable core. Cells can be distributed among tasks according with algorithm inside firmware. Wherein any part of code can be processed by any number of cells at any combinations. Core of MCp042P200102 can process only one task at one time.

Features:

- Cell amount -4
- Processor word 32/64 бита
- DM 128KiB (4*4K*64)
- PM 128KiB (4*4K*64)
- FPU SP/DP (in each cell)
- Clock frequency 150 MHz
- Processor performance 24 MFLOPS/MHz;

General characteristics:

- Package LQFP-256
- Operation environment (-60 \ldots +125°C)
- Maximum power consumption:
- core 0.6Wt at 100MHz
- GPIOs 80мВт
- Supply voltage (separate): cores 1,8V, peripheral - 3,3V

Peripherals:

- 2 SPI interfaces with slave devices' selector (in "master" mode)
- 4 UART with FIFO for receive-transmit
- 2 I2C interfaces (one "master" and one "slave")
- I2S interface (one "master", receive data)
- Ethernet MAC controller 10/100Mb/s
- USB 2.0 FS (device), external interface ULPI
- RTC with calendar
- 4 GP timers
- 6 GPIO, total amount of input-output ports
 166
- PWM controller with 4 channels
- WDT
- ADC(48ksps, 16bit, 8ch)
- DAC(125ksps, 12bit, 2ch)



Contents

 2 Description General technical characteristics MP structure 3 Central processor unit Registers 4 Memory organization Memory switch Memory switch Memory switch 5 Clock system 6 Debugging system 7 Peripheral devices 	5 5
 2.2 MP structure	6
 3 Central processor unit 3.1 Registers 4 Memory organization 4.1 Memory map 4.2 Memory switch 4.3 Data transaction controller (DTC) 5 Clock system 6 Debugging system 	6
 3.1 Registers	7
 4 Memory organization 4.1 Memory map 4.2 Memory switch 4.3 Data transaction controller (DTC) 5 Clock system 6 Debugging system 	9
 4.1 Memory map	10
 4.2 Memory switch	12
 4.3 Data transaction controller (DTC)	12
5 Clock system6 Debugging system	15
6 Debugging system	17
	18
7 Peripheral devices	19
	20
7.1 Input-output port (GPIO)	20
7.1.1 Brief characteristics	
7.1.2 GPIO functioning	20
7.1.3 Register description	
7.2 External memory bus controller (MCTRL0)	
7.2.1 Short description	24
7.2.2 Интерфейс PROM, I/O	25
7.2.3 Интерфейс SDRAM	
7.3 $UART(UARTx)$ interface	28
7.3.1 Brief characteristics	28
7.3.2 Data transmission	28
7.3.3 Data receipt \ldots	29
7.3.4 Transmission speed settings	
7.3.5 Self-test modes	
7.3.5.1 Self-test mode on interface line level	

13.03.2014



		7.3.5.2 Self-test mode on data level
	7.3.6	Interrupt formation
		7.3.6.1 Receiver pending interrupt mode
	7.3.7	Registers' description
7.4	SPI in	terface (SPIx)
	7.4.1	General characteristics
	7.4.2	3-wire operation $\ldots \ldots 37$
	7.4.3	Data receive and transmit
	7.4.4	SCK clock signal
	7.4.5	Operation in «master» mode
	7.4.6	Operation in «slave» mode
	7.4.7	Description of registers
7.5	Interfa	ace I^2C «master» (I2C0)
	7.5.1	Brief characteristics
	7.5.2	General description of receive-transmit protocol
	7.5.3	Carrier frequency generation
	7.5.4	Interface operation algorythm
		7.5.4.1 Data record $\ldots \ldots 44$
		7.5.4.2 Data reading
	7.5.5	Description of registers
7.6	Interfa	ace I^2C «slave» (I2C1)
	7.6.1	Brief characteristics
	7.6.2	General description of receive-transmit protocol
	7.6.3	Carrier frequency generation
	7.6.4	Interface operation algorythm
		7.6.4.1 Data receipt from «master»
		7.6.4.2 Data transmission to «master»
	7.6.5	description of registers
7.7	Contr	oller $I^2S(I2Sx)$
	7.7.1	Brief characteristics
	7.7.2	Bus general description I^2S
	7.7.3	Description of registers
7.8	genera	al purpose timer (GPTIMx) $\ldots \ldots 61$
	7.8.1	Brief characteristics
	7.8.2	Work alogorythm
	7.8.3	Register description
7.9	Contr	oller Ethernet(Ethernet0) $\ldots \ldots 65$

13.03.2014

USER MANUAL



	7.9.1	Brief description
	7.9.2	Clocking
	7.9.3	Access to internal FIFO receive-transmit buffers
	7.9.4	Transmitter DMAC
		7.9.4.1 Decriptor setting $\ldots \ldots \ldots$
		7.9.4.2 Data preparation for transmission
		7.9.4.3 Data transmission
		7.9.4.4 Descriptor operation after data transmission completion $\dots 67$
	7.9.5	Receiver DMAC
		7.9.5.1 Descriptor setting $\ldots \ldots \ldots$
		7.9.5.2 Data receipt
		7.9.5.3 Descriptor processing after date transmission is finished 69
	7.9.6	Description of registers
7.10	PWM	$controller (PWMx) \dots \dots \dots \dots \dots \dots \dots \dots \dots $
	7.10.1	Brief characteristics
	7.10.2	PWM initialization
	7.10.3	PWM operation modes
	7.10.4	PWM Interrupts
	7.10.5	PWM pulse duration
	7.10.6	Description of registors
Pro	cessor?	's pinmap assignation 78
8.1	Proces	$ssor input/output table QFP 256 \dots 78$
8.2	Proces	ssor output diagram in QFP256 package
Ele	ctric cł	haracteristics 85
9.1	Electri	ical characteristics of input-output ports

8

9



1 Type codes and abbreviations

1.1 List of abbreviations

- MP microprocessor;
- SW software;
- MSb most significant bit;
- MSB most significant bit;
- LSb least significant bit;
- LSB least significant bit;
- RAM random access memory;
- PM program memory;
- DM data memory;
- DMA direct memory access;
- GPR— general purpose register(s);

1.2 conventional Type Codes

- '1', '0'— state of logical item, logical zero, accordingly;
- REG(BIT) this record is used for pointing bit in register, where REG is register's name, and BIT is an indication of bit group in it. For example, "bit I2CxCR(EN)" signifies that there is a designation at EN bit of I2CxCR register, and "I2CxPSC(PSC)" signifies bit group PSC. To find out more details about designated registers and bits, see these registers' description
- PUx, BLOCKx, PUxREG In the notations of registers, PU and MP names sumbol "x" can be used. This is digit replacement, for example, there are several identical peritheral UART blocks possessing digits 0,1 and so on. For UART0 "x" it is 0. If there is I2CxCR register then register for I2C0 is being called I2C0CR



2 Description

2.1 General technical characteristics

Notation	MCp042P200102/MCp042R100102
General purpose of function	64-bit processor
Multicellular core	4 cells 32/64bit
FPU(ieee754)	single/double precision
Peak performance	24 MFLOPS/MГц
Internal SRAM, KiB	512
External memory bus, bit	32
USB 2.0 FS device	1
UART	4
SPI	2
I2C	1 "master", 1 "slave"
I2S	1 "master"/"slave" (receiver/transceiver)
PWM	1, 4 channels
Ethernet 10/100	1
DAC, 12bit, 125ksps,	2 channels
ADC, 16bit, 48ksps,	8 channels
GPIO pins	166

6 - 85



2.2 MP structure




Figure 1: General structure of MCp042P200102/MCp042R100102

www.multiclet.com





MP consist of:

- CPU;
- Peripheral devices. Peripheral bus is AMBA 2.0;
- SRAM.



3 Central processor unit




Figure 2: CPU block scheme

CPU consist of:

- 4 cellular processing unit;
- memory switch;
- system peripherals;
- system peripherals switch;
- debugging system.

Block scheme of CPU present on pic. 2.



3.1 Registers

All registers exept system are 64bit width. General purpose (GPR), index and control registers have copies in each cell. It's necessary for MCp042R100102, because when we reconfigure CPU we need to see registers in each group of cells. System peripherals registers are situated in system peripherals like PLL, System timers etc. There are shared resouces.



#	Register	Description
	GPR, index regis	ters (copies in each cell)
0-7	нет	GPR
8-15	нет	index registers
	System per	ripherals registers
16	PLLCR	control register of PLL
17	PLLSTR	status register of PLL
18	PLLTMCR	controll register of test block of PLL
19	MCTRL_CH0_CPR	switch ch 0 control
20	MCTRL CH1 CPR	switch ch 1 control
21	MCTRL_CH2_CPR	switch ch 2 control
22	MCTRL CH3 CPR	switch ch 3 control
23	STOPRDR	system timer 0 period
24	ST1PRDR	system timer 1 period
25	ST2PRDR	system timer 2 period
26	ST3PRDR	system timer 3 period
27	ST0CR	system timer 0 control
28	ST1CR	system timer 1 control
29	ST2CR	system timer 2 control
30	ST3CR	system timer 3 control
31	reserved	
32	STOVAL	curent value of system timer 0
33	ST1VAL	curent value of system timer 1
34	ST2VAL	curent value of system timer 2
35	ST3VAL	curent value of system timer 3
36-39	reserved	
40	DTC CTRL	DTC control register
41	DTC ST	DTC status register
42	DTC IMASK0	DTC mask 0 register
43	DTC IMASK1	DTC mask 1 register
44	DTC DATA	DTC data register
45	DTC S ADDR	DTC source address
46	DTC D ADDR	DTC destination address
47	ROM CTRL	external PROM status and control
	_	rs (copies in each cell)
48	PSW	processor state register
49	INTR	interrupts
-19 50	MSKR	interrupts mask
50 51	ER	errors and exceptions
52	IRETADDR	return address
53	FORCE	force interrupts
54	reserved	Teres montapos
55	IHOOKADDR	interrupt handler address
$55 \\ 56$	INTNUM	current pending interrupt number
50 57	REGMOD	index registers modification
57 58	LASTADDR	address of previous paragraph
		address of previous paragraph address of curent paragraph
59	CURRENTADDR	
	NEWADDR LASTDSW	address of next paragraph last value of PSW
61	LASTPSW	
62	reserved	
63	ICR	reconfiguration control

Table 2: MP registers



4 Memory organization

Program model of memory of MCp042P200102 / MCp042R100102 looks like solid massive of bytes. Address range: $[0, 2^{32}]$. Memory space is common for code and data, but there is some restriction for their placement.

4.1 Memory map

We can see some regions of the memory (pic.??):

- on chip memory;
- external RAM;
- external ROM;
- I/O space;
- image of 0x0000000-0x40000000 address range;
- peripheral bus.

On chip memory. This is SRAM.

There are 4 regions in 0x0000000-0x00040000 address range. There are 32 physical blocks 33×2^{11} , that provide access to neighbor addresses at the same time. Bit 33 used by debugging system only (ch.??). These regions are specialized for code. You can place here code and data. Only these regions provide unlimited number hardware brakepoints for programs.

Block number you can calculate with a next expression:

$$n = \left\lceil \frac{A_b}{2^{16}} \right\rceil + \left\lceil \frac{A_b \mod 32}{8} \right\rceil, \ A_b = [0, 2^{18} - 1]$$

Address in bytes, result is a minimal integer number after division.

There are 4 regions in 0x00040000-0x00080000 address range. There are 16 physical blocks 64×2^{11} , that provide access to neighbor addresses at the same time. Don't use these regions for code that you whant to execute. Because it's possible that cells will request information from the same physical block at the same time and it will cause of delay. But you can store code here.






Figure 3: Memory map

Block number you can calculate with a next expression:

$$n = \left\lceil \frac{A_b}{2^{16}} \right\rceil + \left\lceil \frac{A_b \mod 32}{4} \right\rceil, \ A_b = [2^{18}, 2^{19} - 1]$$

Address in bytes, result is a minimal integer number after division.



External RAM, external ROM, I/O space There is special interface that provide access to these regions of memory. (see ch.7). You can srore data and code, execute programm in these regions. But it's slower than you will use on-chip memory.

Image of 0x0000000-0x40000000 address range. This region used by peripheral DMA controller for access to first 1GiB address space. (ch.7).

Peripheral bus. Peripheral bus addresses.



4.2 Memory switch




Figure 4: Switch structure

Switch has 4 independent channels, that controll dedicated memory blocks. Each channel has 15 clients access channels and 12 independent memory ports. Channel «0» has additional peripheral bus channel.



Switch channel number ypu can calculate with next expression:

$$n = \left\lceil \frac{A_b \mod 32}{4} \right\rceil$$

Address in bytes, result is a minimal integer number after division.

Client sends request to all switch channel at the same time. If channel can service this request then it will reply with data after some time. If clients requested the same address then they will be served according priority.

#	Client ports	Description
0	$C0_I_0$	Instruction channels
1	C0_I_1	32bit data width
2	C1_I_0	
3	C1_I_1	
4	C2_I_0	
5	C2_I_1	
6	$C3_I_0$	
7	C3_I_1	
8	C0_D	Data channels
9	C1_D	
10	C2_D	
11	C3_D	
12	DTC_INDEX	DTC channel
13	AMBA_DMA_INDEX	peripheral DMA channel
14	JTAG_MEM_INDEX	Debugging system channel

 Table 3: Clients of switch channel

#	Memory ports	Description
0	$R0_0$	Region 0-3 of memory
1	$R0_1$	32bit data width
2	R1_0	
3	R1_1	
4	R2_0	
5	R2_1	
6	R3_0	
7	R3_1	
8	R4	Region 4-7 of memory
9	R5	64bit data width
10	R6	
11	R7	
12	AMBA	Address space after R7 region

Table 4: Memory ports of switch channel

Switch channel has priority scheme. Client channels devided by 4 types:

- instruction channel;
- data channel;



- AMBA(peripheral) channel;
- DTC channel.

4.3 Data transaction controller (DTC)



5 Clock system



6 Debugging system



7 Peripheral devices

7.1 Input-output port (GPIO)

7.1.1 Brief characteristics

- MP contains 2 32-bit ports, 1 24-bit ports and 1 16-bit;
- Each port bit can be individually configured at inputs or outputs and can optionally generate interrupts;
- interrupt request can be formed in accordance with signal level or edge (front/back);
- port inputs-outputs can be switched to alternative function;




Figure 5: Block diagramm of i line GPIO

7.1.2 GPIO functioning

Input-output ports are implemented as bi-directional buffers with programmable output definition. Each buffer's input is synchronized by means of two series-connected flip-flops



to prevent the possibility of metastability. The synchronized value may be read from data receiving register (GPIOxIN) of input-output port. The output definition is controlled by transmission permit register (GPIOxDIR). Logical unit ('1') in the given bit of input-output port configures its corresponding line to the output. The output value is taken from the register of the transmitted data (GPIOxOUT) of input-output port.

Each input-output port line can be configured to form an interrupt. Formation of interrupt is controlled by three registers: interrupt mask register (GPIOxMSK), register of interrupt event settings, signal polarity register (GPIOxPOL), and signal component register (GPI-OxEDG). To enable the interrupt corresponding interrupt mask bit has to be set (one). If signal component register is reset (zero), an interrupt is generated by signal level. If signal polarity register is reset (zero), an interrupt occurs in case of active low level signal, if signal component register is set (one), an interrupt is generated by signal edge. If signal polarity register is reset (zero), an interrupt is case of front signal edge. If signal polarity register is reset (zero), an interrupt occurs in case of front signal edge. If signal polarity register is set (one), an interrupt occurs in case of front signal edge.

Each input-output port can be shared for other signal types that perform alternate functions. To enable the task of some port line's alternate functions task corresponding bit (one) is to be set in alternative functions permit register (GPIOxBPS) A description of all inputs-outputs in MP find in Section ??



7.1.3 Register description

General purpose input-output ports:

GPIOA: basic address - 0xC01F 0000; port width - 32 bits.
GPIOB: basic address - 0xC01F 0100; port width - 32 bits.
GPIOC: basic address - 0xC01F 0200; port width - 24 bits.
GPIOD: basic address - 0xC01F 0300; port width - 16 bits.

To get the real address of the register the register address's offset should be added to base (initial) address on the bus.

Bits from 0 to 31 are significant for ports A, B, bits from 0 to 23 are significant for port C, bits from 0 to 15 are significant for port D. Reading the bits from 24 to 31 for port C and from 16 to 31 for the port D will give a zero result and the record will be ineffectual.

Регистр	Address displacement	Access	Description
GPIOxIN	$00\mathrm{h}$	R	Receiving data register.
GPIOxOUT	04h	RW	Transmitted data register.
GPIOxDIR	08 h	RW	Transmission enabling register.
GPIOxMSK	0Ch	RW	Mask interrupt register.
GPIOxPOL	10 h	RW	Event interrupt setting register, signal polarity.
GPIOxEDG	14h	RW	Event interrupt setting register, signal component.
GPIOxBPS	18h	RW	Alternative functions enabling register

GPIOxIN	Receiving	data	register	

di ioxin	100	CCIVI	ung (iata	regi	ater																										
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Description															DAT	ΓA																

0-31 DATA Receiving data register. Each regiter bit corresponds with each port line.

GPIOxOUT	Re	ceivi	ing c	lata	regi	ster																										
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Description		DATA																														
																																_

0-31 DATA Receiving data register. Each register bit corresponds with each port line.

GPIOxDIR	Tra	nsm	issic	on ei	ıabl	ing 1	egis	ter																								
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Description															DAT	Ά																

0-31 DATA Transmission enabling register. Each register bit corresponds with each port line. If any register bit is set in '1', then in relevant port line data trasmission is allowed, if bit is set in '0'-transmission is forbidden.



GPIOxMSK	Int	erru	ipt	masl	s reg	ziste	r								_																		
Bit number	31	30	-	9 28	_	26	25	24	23	22	2 21	20	1	9 18	17	16	15	14	13	3 1	2 1	1 :	10	9	8	7	6	5	4	3	2	1	0
Initial state	0	0		0 0	0	0	0	0	0	0	0	0	1	0 0	0	0	0	0	0	+	0 (0	0	0	0	0	0	0	0	0	0	0	0
Description			_		_	_	1		-	_	_	1	-		DA	ГА			-		_												
	L																														_		
0 - 31	DA	ТA		Inte	erru	pt r	nasl	k re	gist	er.	Eac	ch re	egi	ister	bit	corr	esp	ond	ls w	itl	n ea	$^{\rm ch}$	poi	rt l	line	e	lf a	any	/ r	egis	ste	r b	it
				is s	et ir	1 '1	, th	ien i	in re	elev	vant	por	t	line o	lata	eve	\mathbf{nt}	$\operatorname{int}\epsilon$	erru	$_{\rm pt}$	is a	llov	vec	l, i	f b	it i	s s	set	in	·0 ·	- e	ever	nt
				inte	rruj	pt is	s foi	bid	den.																								
	Event interrupt setting register, signal polarity																																
GPIOxPOL	Event interrupt setting register, signal polarity 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1																																
Bit number	31	30	29	9 28	27	26	25	24	23	22	21	20	19	9 18	17	16	15	14	13	1	2 11	l 1	0	9	8	7	6	5	4	3	2	1	0
Initial state	0	0	0) ()	0	0	0	0	0	0	0	0	0) 0	0	0	0	0	0	() 0	()	0	0	0	0	0	0	0	0	0	0
Description	DATA																																
0 - 31	DATA Event interrupt setting register, signal polarity. Each register bit corresponds with each polarity.															-																	
	line. If any register bit is set in '1', then relevant port line forms interruption under leadi																0																
	line. If any register bit is set in '1', then relevant port line forms interruption under leading edge/high level, if bit is set in '0'- forms interrution under trailing edge/low level. Edge or le															lev	el																
				cho	ice o	dep	ends	s on	set	tin	gs of	f rel	ev	ant t	oit i	ı reg	gist	er (GΡΙ	O	κED	$\mathbf{G}.$											
GPIOxEDG	Ev	ent	int	errup	t set	tting	reg	ister	, sig	nal	com	pone	ent	;				_											_		_		
Bit number	31	30	2	9 28	27	26	25	24	23	22	21	20	1	9 18	17	16	15	14	13	1	2 1	1 1	_	-	8	-		5	4	3	2	1	0
Initial state	0	0	(0 0	0	0	0	0	0	0	0	0	(0 0	0	0	0	0	0		0 0)	0	0	0	0	0	0	0	0	0	0	0
Description															DA	ГА																	
0.91	D 4			Б	, .						• ,			1				Б	1			· ·					1		• • •		1		
0-31	DA	ΠA					-			0	0		0	gnal c						0	·				-							-	
							-							, the			nt p	oort	lın	еt	orm	s ir	itei	rru	ptı	on	ur	ıde	r e	dge	а, 1	it b	ıt
				is s	et ir	ı '0'	- it	forr	ns i	nte	errup	otior	nι	ındeı	lev	el.																	
	4.1.																																_
GPIOxBPS	_			ze fun	_	_	_		-													_		-	-	-	_					.	_
Bit number	31	30	29	_	27	26	25	24	23	22	21	20	19		17		15	14	13	1:	_	_	_	_		_	-	-	4		2	_	0
Initial state	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	1	0	0	0	0	0	0	0	0	0	0
Description					-										DAT	Ά		-															

0-31 DATA Alternative functions enabling register. Each register bit corresponds with each port line. If any register bit is set in '1', then relevant port line is allowed to imlement alternative function, if bit is set in '0'- imlementation of alternative function is forbidden.



7.2 External memory bus controller (MCTRL0)

7.2.1 Short description

- поддерживает работу с памятью типа: PROM, DRAM, SRAM;
- автоматическое регенерация SDRAM;
- внешняя шина данных до 32 бит;
- работа с устройствами ввода/вывода (I/O);




Figure 6: Контроллер шины внешней памяти

Контроллер может управлять 2-мя банками PROM, одним банком I/O, пятью банками SRAM и двумя банками SDRAM.



7.2.2 Интерфейс PROM, I/O

Ниже приведены диаграммы работы интерфейса.

Диаграммы чтения:




Figure 7: Диаграммы чтения PORM, I/O (независимые чтения, непрерывное чтение и чтение с 2-мя циклами ожидания)



Диграммы записи:




Figure 8: Диаграммы записи PORM, I/O (без циклов ожидания и с 2-мя циклами ожидания)



7.2.3 Интерфейс SDRAM

Ниже приведены диаграммы работы интерфейса.



7.3 UART(UARTx) interface

7.3.1 Brief characteristics

- full duplex mode;
- separate FIFO buffers 32 in depth for receive-transmit;
- data word 8 bit, fixed;
- adjustable parity check;
- 1 stop bit;
- built-in data flow check (CTS, RTS);




Figure 9: Block diagram UARTx

Fig. 9 is a block diagram of serial UART interface controller.

UART controller automatically generates a parity check bit during transmission and generates parity check when receiving data. Parity check mode turning on/off and setting is implemented in UARTxCR.

7.3.2 Data transmission

Transmitter turning and enabling is implemented by UARTxCR(TE). Data for transmission is written in FIFO transmit buffer. Only FIFO input is available for user. Reference to it is



implemented through UARTxDATA. Buffer width - 8 bit, depth - 32.

From the FIFO buffer data is sent to the shift register from which they bitwise (LSB) appear at the output TX. Start bit, stop bit and parity check bit (if enabled) are generated automatically. Fig. 10 shows possible transmitted data format, for given controller.




Figure 10: Data burst format

After transmission completion of the last data word from the buffer FIFO, after stop bit formation TX output is set into logic state '1' empty shift register sign is set to UARTxST (TS). After this bit is automatically set to a logic '0 ' once the data appear in FIFO buffer. If the FIFO is empty, bit UARTxST(TE) is set. Bits UARTxST (TF) signalize if buffer is fullthe buffer is full and UARTxST (TH) - less than half of the buffer is full. UARTxST(TCNT) spinner is aimed to control if FIFO buffer is full. UARTxCR(TF) bit controls interrupt requests under buffer events.

When trasmitter operation is forbidden, transmission stops immediately, current data word transmission from shift register is being interrupted as well.

If in-built flow control is enabled, the data from the shift register will be transmitted only if CTS in logic state '0'. If to set signal to logic '1'during the transmission, then the transmission will stop, and is resumed only when CTS is brought back to logic '0'.

7.3.3 Data receipt

Bit UARTxCR(RE) switches and enables receiver operation. The received data are being written in FIFO receive buffer. Only FIFO output is available for user in general mode. Addressing it is implemented through UARTxDATA. Buffer width - 8 bit, depth - 32. The received signal passes the digital lowpass filter.

The receiver monitors input signal state and in case of signal transfer from logical state '1 'to state '0' starts receiving data. Through $\frac{T_{UART}}{2}$ input signal state is fixed, where T_{UART} - the period of one data word bit. If start bit is not fixed, the receiver will be brought back to sleep mode. If start bit is received, then the remaining data bit words and overhead bits will be received. When last bit is received, data is placed in FIFO buffer, UARTxST(DR) bit is



set. Receipt error bits are set in UARTxST(DR), if such are fixed Error bits are cleansed only by software.

In case when received data are placed in shift register, and FIFO buffer is full, and start bit is fixed at receiver input, shift register data will be lost. Meanwhile UARTxST(OV) bit will be set.

Bits UARTxST(RF) signalize that buffer is full, UARTxST(RH) signalize that less than half of the buffer is full. To control filling of FIFO buffer there is UARTxST(RCNT) spinner. Interrupt request definition under buffer events is controlled by UARTxCR(RF) bit.

If data flow built-in control is enabled and FIFO buffer is full, then RTS transfers into logic state '1'. Once at least one data word is read from the buffer, RTS automatically transfers into logic state '0'.

7.3.4 Transmission speed settings

To set data transmission speed there is a system frequency predivision, which division ratio is set in the register UARTxBDR (formula shown below).

$$BRDIV = \frac{F_{sys}}{8 \cdot F_{UART} - 1};$$

7.3.5 Self-test modes

In self-test modes all controller outputs are transfered into inactive mode.

7.3.5.1 Self-test mode on interface line level In this mode, UART transmitter output commutes with receiver input inside the chip, and CTS signal commutes with RTS. Enabling this mode is implemented by means of UARTxCR(LB) bit setting.

7.3.5.2 Self-test mode on data level This mode allows recording in FIFO receive buffer and reading from FIFO transmit buffer. Reading and writing are carried out through UARTxFIFODBG register. Enabling this mode is done by setting UARTxCR(LB) bit.

7.3.6 Interrupt formation

Interrupt requests are formed in the following cases:

From transmitter's shift register:



- transmitter operation is enabled: UARTxCR(TE) bit is set;
- transmitter interruptions are enabled: UARTxCR(TI) bit is set.

From FIFO transmit buffer:

- transmitter operation is enabled: UARTxCR(TE) bit is set;
- transmitter interruptions are enabled: UARTxCR(TF) bit is set;

From receiver's shift register:

- transmitter operation is enabled: UARTxCR(RE) bit is set;
- transmitter interruptions are enabled: UARTxCR(RI) bit is set.

From FIFO transmit buffer:

- transmitter operation is enabled: UARTxCR(RE) bit is set;
- transmitter interruptions are enabled: UARTxCR(RF) bit is set;

7.3.6.1 Receiver pending interrupt mode The mode is enabled by setting UAR-TxCR(DI) bit. Interrupt from the receiver is formed only in the case of formation of a pause after the last data word receipt. Pause time is equal to 4.5 data word receipt. If the interrupt is enabled from FIFO receive buffer, then an interrupt from shift register will be cleansed. Only buffer interrupts will be active.

Note: The definition of this mode does not affect the formation of the request interruption when receiving transaction completion sign.



7.3.7 Registers' description

Base address UART0 - 0xC000 0100 Base address UART1 - 0xC000 0200 Base address UART2 - 0xC010 0100 Base address UART2 - 0xC010 0200

In order to receive real register address add register address diplacement to base (initial) address on the bus.

Register	Address displacement	Access	Description
UARTxDATA	00h	RW	Data register (FIFO)
UARTxST	04h	R	State register
UARTxCR	08h	RW	Control register
UARTxDBR	$0\mathrm{ch}$	RW	Clock frequency division ratio register

UARTxDATA	Da	ta re	egist	er																											
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Initial state									-																						
Description		_																				DA	ТA								

8-31 — reserved

0-7 DATA Data register. During writing is an input of 32-byte buffer of FIFO transmitter. During reading is an input of 32-byte buffer of FIFO receiver.

UARTxST	State regist	er																							
Bit number	31 30 29	28 27 26	25 2	4 23 2	2 21	20	19	18	17	16	15 14	13	12 1	1	10	9	8	7	6	5	4	3	2	1	0
Initial state		-									-				—	-	—	_	_	—	-	—	—	-	—
Description	RC	NT		TCN	,					$r\epsilon$	served				RF	TF	RH	TH	FE	ΡE	OV	BR	TE	TS	DR
26-31	RCNT	FIFO rec	eiver	data sp	inner	ſ																			
20 - 25	TCNT	FIFO tra	nsmit	ter dat	a spir	nnei	ſ																		
11 - 19	_	reserved																							
10	\mathbf{RF}	FIFO receiver is full																							
9	TF	FIFO transmitter is full																							
8	$\mathbf{R}\mathbf{H}$	FIFO rec	eiver	is half	and r	nore	e ful	11																	
7	TH	FIFO tra	nsmit	ter is h	alf ai	nd r	nore	e ful	11																
6	\mathbf{FE}	Received	data	format	error																				
5	\mathbf{PE}	Received	data	parity	check	reg	jiste	er																	
4	OV	One or m	ore r	eceived	data	cha	ract	ter i	is lo	ost d	lue to	overf	low												
3	\mathbf{BR}	Special ex	cchng	e comp	letior	ı ch	arac	cter	rec	ceive	d (BR	EAK)												
2	TE	Transmit	ter F	IFO is e	mpty	7																			
1	TS	Transmit	ter sł	ift regi	ster i	s en	npty	V																	
0	\mathbf{DR}	New char	acter	s are fix	ed ir	ı ree	ceive	er re	egis	ster															



UARTxCR	UART	control register
Bit number	31 30	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial state	_	
Description	FA	reserved SI DI BI RF TF LB FL PE PS TI RI TE RE
31	FA	FIFO receiver and transmitter usage enabling ('0'- forbidden, '1'- permitted)
15 - 3	0 —	reserved
14	$_{\rm SI}$	Interrupt enabling under empty transmitter shift register ('0'- forbidden, '1'- permitted)
13	DI	Receiver pending interrupt (4 characters \pm 4 bits and no new character) ('0'– forbidden, '1'– permitted)
12	BI	Interrupt enabling under BREAK character receipt ('0'- forbidden, '1'- permitted)
11	_	reserved
10	\mathbf{RF}	Interrupt enabling under FIFO receiver ('0'- forbidden, '1'- permitted)
9	TF	Interrupt enabling under FIFO transmitter ('0'- forbidden, '1'- permitted)
8	_	reserved
7	LB	Internal outside loop switch for self test ('0'- switched off, '1'- switched on)
6	FL	Data flow control enabling (CTS/RTS) ('0'- forbidden, '1'- permitted)
5	\mathbf{PE}	Parity check enabling ('0'- forbidden, '1'- permitted)
4	\mathbf{PS}	Parity check type selection ('0'- for parity, '1'- for oddness)
3	TI	Transmitter interrupt enabling under character transmit completion ('0'- forbidden, '1'- per- mitted)
2	$_{ m RI}$	Receiver interrupt enabling under character receipt ('0'- forbidden, '1'- permitted)
1	TE	Transmitter operation enabling ('0'- forbidden, '1'- permitted)
0	DE	

0 RE Transmitter operation enabling ('0'- forbidden, '1'- permitted)



UARTxBDR	Clo	ock f	requ	ency	y div	isio	n ra	tio r	egis	ter																			
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4 3	3 2 1	L 0
Initial state																													
Description		reserved																			BR	DIV							
12 - 31	—			rese	erve	d																							
0 - 11	\mathbf{BR}	DIV	7	Sys	tem	fre	equ	ency	d	ivisi	ion	rati	o f	for	req	uired	l d	lata	ex	$^{\rm cha}$	nge	$^{\mathrm{sp}}$	eed	fc	orm	atior	ıВ	RDIV	/ =
				Fsy	$\mathrm{s/B}$	R*8	3, гд	це F	sys	вΓ	`ц, а	ı BR	в	бит	/c														



7.4 SPI interface (SPIx)

7.4.1 General characteristics

- able to operate in «master» or «slave» modes;
- all SPI modes are supported, as well as three-wire mode, where bidirectional data line is used;
- adaptive data word length;
- separate receive-transmit FIFO buffers 32 in depth;
- selector for 3 slave devices;
- user-set data word format LSB or MSB;
- user-set CPOL polarity and clock signal CPHA phase;
- user-set rate of data exchange.




Figure 11: Block diagram SPIx

The SPI interface is a full-duplex. The transmission starts as soon as «master» translates SLVSEL signal of corresponding «slave» driven to the active state, SCK as derived from the inactive state.

The data is transmitted by «master» through MOSI line, received through MISO.



System with one «master» and one «slave» is allowed to be not controlled by means of SLVSEL signal, it can always be activated.

In the system having several «masters», each of them monitors SPISEL signal to avoid conflicts with other «master». If active level occured in SPISEL input, then receiving «master» switches off.

In the process of receiving or transmitting, data change when the state of SCK changes. Initial state and SCK active edge values determine SPI operation mode. Fig. 12 shows diagrams with SPI operation mode in the process of transmission 0x55 in MSB mode. It should be noted that the data should be available in the transmit buffer to the first SCK state change.

When operating in «slave» mode data transmission through MISO line will be delayed so as to synchronize the transmitter. See the description in Section 7.4.6.




Figure 12: SPI operation mode



7.4.2 3-wire operation

Interface controller can be configured to operate in three-wire mode (see SPIxCR(TWEN) register). Operation will be implemented in half-duplex mode. This mode uses one bidirectional data receive-transmit line instead of two unidirectional for receive-transmit.

MOSI line is used for data exchange, MISO in this mode is not activated. The direction of data exchange is selected in SPIxCR(TTO) register.

Changing the data in receive-transmit is implemented in accordance with clock signal polarity and phase as in four-wire operation mode.

7.4.3 Data receive and transmit

Interface Controller has separate FIFO registers and buffers for receiving and transmitting. FIFO buffer capacity - 32 bit, depth - 32. Data word capacity is defined in SPIxCR(TWEN). If transmit buffer is not full, then bit is set in SPIxST(NF) register, data can be sent into buffer. If the receive buffer contains at least one fully received word, then bit is set in SPIxST(NE) register. If there is a situation that more than 33 or data words are received then bit is set in SPIxST(OV) register. When operating in «slave» mode interface controller may detect the situation when it was chosen by «master» (SPISEL took a logic '0' value) and there is no data in transmission buffer. In this case, bit is set in SPIxST(UN) register.

7.4.4 SCK clock signal

Interface controller may generate SCK signal only in «master». SCK generator parameters are set in SPIxCR register.

$$F_{SCK} = \frac{F_{sys}}{(4 - (2 \cdot FACT))(PM + 1))}, \quad DIV16 = 0;$$

$$F_{SCK} = \frac{F_{sys}}{16(4 - (2 \cdot FACT))(PM + 1))}, \quad DIV16 = 1;$$

7.4.5 Operation in «master» mode

In this mode, as soon as data are available in transmit FIFO buffer, they are immediately transferred. If the data are transmitted and the transmit buffer is empty, SCK is not received.



If, during operation in this mode, SPISEL signal takes logic '0' value interface controller stops data transmission and sets bit in SPIxST(MME) register. Enable bit in the «master» mode in SPIxCR(MS) register is reset.

Interface controller behaviour in case SPISEL signal change is determined in SPIxCR(IGSEL) register.

7.4.6 Operation in «slave» mode

In this mode, interface controller does not control interface lines until SPISEL signal will not accept logic value '0 ' from «master». Once this has occurred, MISO is configured as an output and this output has the status relevant to the first bit of transmission FIFO data buffer. If interface controller operates in three-wire mode, word receive completion is expected on MOSI line and then MOSI is configured as an output. If transmit buffer is empty, the transmission line has logic status '1'.

SCK frequency in this mode must satisfy the following condition:

$$F_{SCK} \le \frac{F_{sys}}{8};$$

Interface controller transmitter is synchronized from external SCK, so that new data on MISO line will appear only after 2 periods F_{sys} after SCK front.

Interface controller can also be used for internal SCK filter, this is controlled by SPIxCR(PM) register. SPIxCR(PM) determines which time, expressed in F_{sys} periods SCK signal must be stable. With each PM increase on 1 next data putout delay on the MISO line is increased by 2 F_{sys} periods. It is also necessary to increase SCK period to the same value as calculated from the conditions mentioned above.



7.4.7 Description of registers

Base address SPI0 - 0xC010 2000 Base address SPI1 - 0xC010 2100 Base address SPI2 - 0xC010 2200.

In order to receive real register address add register address displacement to base (initial) address on the bus.

Register	Address displacement	Access	Description
SPIxCFG	00h	RW	Configuration setting register
SPIxCR	$20\mathrm{h}$	RW	Control register
SPIxST	24h	RW	State register
SPIxMSK	28h	RW	Mask register
SPIxCMD	$2\mathrm{Ch}$	RW	Command register
SPIxTX	$30\mathrm{h}$	W	Transmit data register
SPIxRX	34h	R	Receive data register
SPIxSS	38h	RW	Slave device selection register

SPIxCFG	Configuration	on register												
Bit number	31 30 29	28 27 26 25 24	23 22 21 20	19	18 17	16	15	14 13	12	11 10 9	8	7 6 3	5 4 3	2 1 0
Initial state		0x3	0	0	0	0			0x2	0			0	
				TWEN		SSEN								
Description		SSSZ	MAXWLEN	F	-	SS		1	FDEF	РТН			_	
24 - 31	SSSZ	slave device :	selection line a	mou	ınt									
20 - 23	MAXWLEI	N maximum da	ata word suppo	ortec	l length	n (0-	-32)							
19	TWEN	three-wire m	ode enabling (·1· -	permit	ted	, '0'	- forb	idde	n)				
17-18		reserved												
16	SSEN	slave device :	selection signa	l ena	abling (, ₁ ,	- pei	rmitte	d, '0	' - forbid	den)			
8-15	FDEPTH	Depth FIFO	-											
0-7	_	reserved												
	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·												
SPIxCR	Control reg													
Bit number		28 27 26 25 24	23 22 21 20	19	18 17	16		14 13	12	11 10 9	8	7 6 8		
Initial state		0 0 0 0 0	0		0		$\begin{array}{c} 0 \\ Z \end{array}$	0 0	0	0		() () 0
Description	- LOOP CPOL	CPHA DIV16 REV MS EN	LEN		PM		TWEN	FACT	-	CG			-	-
31	_	reserved												
30	LOOP	self-testing mod	le ('1' - permit	ted,	'0' - fo	rbio	lden)						
29	CPOL	SCK state in wa	ait mode ('1' -	logi	с1,'0	, _{- 1}	ogic	0)						
28	CPHA	clock phase sett		-			-		ond	SCK stat	e tra	nsitio	n, '0'	- data w
		be read on the f	0 (
27	DIV16	division by 16 e				·) ('1	, - pei	mit	ted, '0' -	forbi	dden)		
26	REV	transit direction	0.				/ \	1		,				
25	MS	mode selection	· · · ·											
24	EN	operation permi				rbio	lden)						
20-23	B LEN	data word leng	· ·					·	- nc	naccepte	d va	lue Ox	:3-0xf	- 4-16 b
		accordingly			0									
16-19	9 PM	predivision mod	le (only in mas	ter	mode):	if 1	DIV	16 - 0:	F_{s}	$k = \frac{1}{\sqrt{1-2}}$	F	sys		if DIV16
		1: $F_{sck} = \frac{1}{(16\cdot (4))}$	F _{sys}) •				- 30	(4-2	·FAC	$T \cdot (P \Lambda)$	<i>a</i> -1))	
		1: $\Gamma_{sck} \equiv \frac{1}{(16\cdot(4))}$	$1 - 2 \cdot FACT \cdot (PM)$	-1)))									



15	TWEN	three-wire mode ('1' - permitted, '0' - forbidden)
14	—	reserved
13	FACT	frequency predivision mode (1 - compatibility c MCP83xx):
12	—	reserved
7 - 11	CG	SCK signal receiving turning-off after each word transition data on N priods(only in master
		mode)
4-6	_	reserved
3	TTO	transmission procedure when operating through three-wire line ('1' - slave delivers first, '0' -
		master delivers first)
0-2	_	reserved

SPIxST	Sta	te r	egis	ter																										
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 5	4	3	2 1	0
Initial state	0								()								0	0	0	0	0	0	0				0		
Description	TIP								_	_								LT	-	OV	NΝ	MME	NE	NF			-	_		

		For all register bits: ('1' - attribute presence, '0' - attribute absence)
31	TIP	data word is being transmitted
15 - 30	_	reserved
14	LT	last data word transmitted: transmission buffer is empty or in SPIxCMD LST bit is written
		(bit is being cleansed by record '1')
13	_	reserved
12	OV	receiver buffer is empty , new data are being ignored (bit is being cleansed by record '1')
11	UN	data for transition are absent in the buffer, under master request (only in slave mode)
10	MME	error when operating in the system with few masters (occurs when SPISEL signal appears in
		master mode)
9	ΝE	receiver buffer includes data
8	$\rm NF$	transmit buffer has free space
0-7	—	reserved

SPIxMSK Mask register

of imion	1110	ION I	egis	ter																											
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	4	3	2	1)
Initial state	0								()								0	0	0	0	0	0	0				0			
Description	TIPE								_	_								LTE	-	OVE	UNE	MMEE	NEE	NFE			-				

		For all register bits: ('1' - interruption permitted , '0' - interruption forbidden)
31	TIPE	data word is transmitted
15 - 30	—	reserved
14	LTE	last data word is transmitted: transmit buffer is empty
13	_	reserved
12	OVE	receiver buffer if full, new data are ignored
11	\mathbf{UNE}	data for transition are absent in buffer, under master's request (only in slave mode)
10	MMEE	error when operation in system with few masters
9	NEE	receive buffer includes data
8	NFE	transmit buffer has free space
0-7	_	reserved



SPIxCMD	Co	mmar	ld reg	ister																												
Bit number	31	30 1	29 28	27	26	5 25	24	23	22	21	20	19	18	17	16	15	14		13	12	11	1) 9	9 8	7	6	5	4	3	3 2	1	0
Initial state				0					0											0			Ċ									
Description									LST											_	-											
23-3	1	_	re	serv	ed																											
22		LST	da	ta f	or	ran	smis	sior	ı, b	its'	wid	th	and	seq	uen	ce o	orde	er	are	de	eter	mi	nec	l in	\mathbf{S}	PIx	CI	R. 1	Wr	itii	ng	inte
			re	giste	er i	s po	ssib	le oi	nly	und	er S	SPD	κSΤ	(NF	`) =	·1,															-	
0-21			re	serv	ed				U						<i></i>																	
SPIxTX	Tra	nsmit	ted d	ata r	egi	ster																										
SPIxTX Bit number	Tra 31		ted d	-		ter	24	23	22	21	20	19	18	17	16	15	14	1	.3	12	11	10) [5	8	7	6	5	4	3	2	1	0
			_	-		-	24	23	22	21	20	19	18	17		15	14	1	.3	12	11	10) [3	8	7	6	5	4	3	2	1	0
Bit number			_	-		-	24	23	22	21	20	19		L		15	14	1	.3	12	11	10) [8	7	6	5	4	3	2	1	0

SPIxRX	Re	ceive	d d	ata 1	egis	ter																									
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
Initial state															0																
Description															RDA	TA															

0-31 RDATA received data, bits' width and sequence order are determined in SPIxCR register. Data are effective, if NE = '1' in SPIxST register. for REV = '0' SPIxCR - MSB is placed in bit 15 (under word width 4-16 bit), for REV = '1' SPIxCR - LSB is placed in bit 16 (under word width 4-16 bit). Under 8-bit word 0xAB byte will receive the following placement for transmission: for REV = '0' - 0x0000AB00, for REV = '1' - 0x00AB0000

SPIxSS	Sla	ve d	evic	e sel	lecti	on r	egist	er																							
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 3	2 1	0
Initial state														0																0	
Description														-															:	SLVS	SEL
3-31	_			re	eser	ved																									

0-2 SLVSEL slave device number, with which data exchange is to be implemented



7.5 Interface I^2C «master» (I2C0)

7.5.1 Brief characteristics

- works in mode «master»;
- compatible with Philips I^2C standard;
- supports 7-bit and 10-bit addressing;
- $\bullet\,$ rate of exchange 100Kb/s и 400Kb/s;
- external supporting resistors setting is needed on lines SCA and SDA.





Figure 13: block diagram I2C0 («master»)

In MP I2C0 works only in «master» operation mode.

 I^2C simple two-wire serial interface wave solution of several «master» on the same physical line. Interface provides collision detection and arbitration. itc has two physical lines SDA (serial data line) and SCL (serial clock line).

Fig. 13 is a block diagram of the interface controller described. Digital low-pass filter is set at external interface lines input.





7.5.2 General description of receive-transmit protocol

Figure 14: Transaction at the bus I^2C

Data receive-transmit is implemented bit-to-bit.

Start of transaction on the bus I^2C is determined by the state « START » on the lines SDA, SLC: transition from the state '1' in the state '0' in state SCL - '1'.

Closing the transaction is determined by the state « STOP » on the lines SDA, SLC: transition from the state of SDA line '0' in state '1' in the state of SCL - '1'.

States « START », « STOP » are formed only by «master» of the bus. After the formation of the state « START » by «master» of the bus, the bus is considered reserved and released only after the formation of «master» state «STOP». The time between « STOP » and « START » is determined by I2C standard and depends on its current operation speed.

Fig. 16 shows examples of lines SDA, SLC state during transactions. Bus «master» generates « START » state and sends 7-bit address of «slave» device. Bit R/\overline{W} follows the address, it determines the direction of data transmission ('1' reading from «slave» device '0' writing into «slave» device). After address and R/\overline{W} bit transmission, «masterg» bus releases the line SDA, and «slave» should lead the SDA line into state '0'. If this does not happen, it is believed that no signal is received ACK (acknowledgment) from «slave». Bus «master» can form a state « STOP » and repeat the transaction with this «slave» or take other actions incorporated in the algorithm for its work.



If signal ACK is received from «slave», then the data transfer begins, which direction was determined by R/\overline{W} bit. Data can be transmitted until the receiver responds ACK for each transmitted data byte. That is, after each data byte transfer, the transmitter releases line SDA for a period SLC, so that receiver could report whether data byte is received or not, or whether it is ready or not to receive the following one. After NAK respond (during await process ACK command is being given '1') «master» forms «STOP» state. «master» can also abort a transaction to form the state «STOP» state.

7.5.3 Carrier frequency generation

Controller I^2C generates two frequencies: for external clock on SCL line and for internal block clock five times exceeding the rate on SCL line. To calculate controller clock frequency predivision division ratio value(I2CxPSC (PSC)) the following formula is used:

$$PSC = \frac{F_{sys}}{5 \cdot F_{SCL}} - 1$$

Predivision division ratio can be changed only when the controller is switched off I^2C (bit I2CxCR(EN)).

The minimum recommended value of the coefficient is equal to 3, so that synchronization protocol accesses are followed. It also imposes a limit on controller's minimum clock frequency. Under exchange rate 100kbit/s minimum recommended clock frequency will be equal to 2 MHz. But under exchange rate 400kbit/s 2 MHz frequency will be insufficient to meet the requirements for time of the data set. According to this, controller clock frequency must be at least 20 MHz.

7.5.4 Interface operation algorythm

To enable controller operation required value should be written in I2CxPSC(PSC) and bit should be set I2CxCR(EN) = '1'. Interruptions are allowed by bit I2CxCR(IEN).

Below examples of interaction with «slave» device are described. When operating real devices you should carefully read their documentation and description protocol about interaction with them, they may differ from the descriptions below.

7.5.4.1 Data record To transfer the data byte to «slave» device «master» I^2C must form state «START» on lines SDA, SCL, send «slave» device address and the direction flag $R/\overline{W} = 0^{\circ}$. «Slave» device must reply with ACK. Then «master» transmits data byte, awaits for ACK signal and generates a state «STOP».



- write data byte including «master» address and $R/\overline{W} = 0^{\circ}$ into I2CxTX;
- generate «START» state on SDA, SCL lines, by writing bits I2CxCMD(WR) = '0' и I2CxCMD(STA) = '1';
- wait until bit I2CxST(TIP) takes value '0';
- raed bit I2CxST(RxACK). If bit is equal to '0', then «slave» received information, one can further wait for transaction. If bit is equal to '1', repeat sections from the beginning, «slave» havent received information under some circumstances;
- write data for transmission into I2CxST;
- generate «STOP» state I2CxCMD(WR) = '1' и I2CxCMD(STO) = '1';
- wait until bit I2CxST(TIP) takes value '0';
- read bit I2CxST(RxACK). if bit is equal to '0', then «slave» received data.

7.5.4.2 Data reading I order to read data byte from a random address in «slave» device «master» I^2C must form « START » state on SDA and SCL lines or transmit «slave» device address and direction flag $R/\overline{W} = 0$. Then «master» transmits a byte(s) containing the internal address for «slave» device. It repeatedly forms state «START» on SDA, SCL lines, transmits «slave» device address and the direction flag $R/\overline{W} = 1$. it receives data byte(s) from «slave» while responding ACK. After receiving the last data byte, it responds NACK. It generates «STOP» state.

It is worth remembering that the register I2CxRX is being rewritten every time when new data bytes are being received.

- write data byte containing «slave» address and R/\overline{W} = '0' in I2CxTX;
- in order to form «START» state on lines SDA and SCL, write bits I2CxCMD(WR) = '1' и I2CxCMD(STA) = '1';
- wait until I2CxST(TIP) bit takes value '0';
- read I2CxST(RxACK) bit. if bit is equal to '0', then «slave» received information, transaction can be continued. If bit is equal to '1', repeat sections from the beginning, «slave» haven't received information under some reasons;
- write data for transmission into I2CxST and set bit I2CxCMD(WR) = '1';
- wait until bit I2CxST(TIP) takes value '0';



- read bit I2CxST(RxACK). If bit is equal to '0', then «slave» received information, transaction can be continued. If bit is equal to '1', repeat sections from the beginning, «slave» haven't received information under some reasons;
- repeat previous 3 sections until all bytes containing internal address in «slave» are transmitted;
- write data byte containing «slave» address and R/\overline{W} = '1' in I2CxTX;
- form «STOP» state I2CxCMD(WR) = '1' and I2CxCMD(STO) = '1';
- in order to form «START» state on SDA and SCL lines, write I2CxCMD(WR) = '1' and I2CxCMD(STA) = '1';
- wait until bit I2CxST(TIP) takes value '0';
- read bit I2CxST(RxACK). If bit is equal to '0', then «slave» received information, transaction can be continued. If bit is equal to '1', repeat sections from the beginning, «slave» haven't received information under some reasons;
- in order to read data byte from «slave», set I2CxCMD(RD) = '1', I2CxCMD(STO) = '1', I2CxCMD(ACK) = '1';
- wait until bit I2CxST(TIP) takes value '0';
- read data from register I2CxRX, save in DM.
- if it is required to read few data bytes from «slave» then repeat previous 3 sections but do not set I2CxCMD(STO) = '1', I2CxCMD(ACK) = '1' until required amount of data bytes is not received;



7.5.5 Description of registers

Base address I2C0 - 0xC000 1000.

In order to receive real register address add register address displacement to base (initial) address on the bus.

Register	Address displacement	Access	Description
I2CxPSC	00h	RW	Clock frequency predivision register
I2CxCR	04h	RW	Control register
I2CxTX	08h	W	Transmit data register
I2CxRX	08h	R	Receive data register
I2CxCMD	$0 \mathrm{Ch}$	W	Command register
I2CxST	$0 \mathrm{Ch}$	R	State register

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 Initial state O Description PSC	2 1 0
Description – PSC	
16-31 - reserved	
0-15 PSC predivision value	
I2CxCR Control register	
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Initial state 0	
Description EN IEN	-
8-31 — reserved	
7 EN controller operation enabling ('1' - permitted, '0' - forbidden)	
0-5 — reserved	
I2CxTX Transmit data register	
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
Initial state 0	
Description — TDATA	RW
8-31 — reserved	
7 TDATA 7 transmit data most significant bits	
0-6 RW bit R/\overline{W} during «slave» address transmission, in other cases – data least significant b	oit
I2CxRX Receive data register	
	2 1 0
Initial state 0	
Initial state 0	



I2CxCMD	Command	d register												
Bit number	31 30 2	9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
Initial state		0												
Description		– STA STO RD WR ACK – IAC												
8-31	_	reserved												
7	STA	form consequence $START(RESTART)$ ('1' – form)												
6	STO	form consequence STOP ('1' $-$ form)												
5	RD	reading from slave device $('1' - raed)$												
4	WR	write in slave device ('1' — write)												
3	ACK	data receipt acknowledgment ('0' – ACK, '1' – NACK)												
1 - 2	_	reserved												
0	IACK	reset of bit $I2CxST(IF)$ ('1' - reset)												



I2CxST	Sta	te re	egist	er																												
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state																	0															
Description												_													RxACK	BUSY	AL	-	TIP	IF		_
8-31	_			re	eser	ved																										
7	R	кAС	ΥK	re	eceiv	'ed	AC	Κ																								
6	Βt	USΥ	7	В	us i	s bı	ısy	(ST)	ART	' st	ate	det	ecte	ed, i	is re	eset	whe	en S	то	P is	s de	tect	ed))								
5	Al	Ĺ		с	$\operatorname{ont} r$	ol le	oss	und	er bi	1S																						
2 - 4	—			re	eser	ved																										
1	ΤI	Р		\mathbf{d}	ata	trar	ısm	issio	on si	gn,	and	d fo	rma	ntior	n of	ST	ΟP															
0	IF				· · · · ·				d or cur, i									If	bit	I2C	xC	R(II	ΞN) =	: '1', th	ien int	erruj	ptic	n			



7.6 Interface I^2C «slave» (I2C1)

7.6.1 Brief characteristics

- operates in «slave» mode;
- compatible with Philips I^2C ;
- supports 7-bit addressing;
- \bullet exchange speed 100Kb/s and 400Kb/s;
- external supporting resistors setting is needed on lines SCA and SDA.





Figure 15: block diagram I2C1 («slave»)

In MP I2C1 operates in «slave» mode.

 I^2C a simple two-wire serial interface with opportunity of several «masters» on the same physical line. Interface provides collision and arbitration detection. I^2C has two physical lines SDA (serial data line) and SCL (serial clock line).

Fig. 13 is a block diagram of the interface controller described. At the external interface lines input a digital low-pass filter is set.





7.6.2 General description of receive-transmit protocol

Figure 16: Transaction on the bus I^2C

Receive-transmit is byte-wise implemented.

Transaction start on the bus I^2C is determined by the state «START» on lines SDA and SLC: SDA line transition from state '1' into state '0' under state SCL - '1'.

Transaction completion is determined by state «STOP» on lines SDA and SLC: SDA line transition from state '0' into state '1' under state SCL - '1'.

States «START», «STOP» are formed by bus «master». After «START» formation by bus «master», the bus is considered busy and released only after the formation of «STOP» state «master» which took its place. The time between «STOP» and «START» is determined by I2C standard and depends on its current operation speed.

Fig. 16 shows SDA and SLC lines state examples during transactions. Bus «master» generates «START» state and transmits 7-bit «slave» device address. After the address bit R/\overline{W} follows, which determines data transfer direction ('1' - reading from «slave» device '0' - writing into «slave» device). After transmission of address and bit R/\overline{W} , «master» releases SDA line, and «slave» should lead SDA line into state '0'. If this does not happen, it is believed that ACK (acknowledgment) signal is not received from «slave». Bus «master» can form «STOP» state and repeat the transaction with this «slave» or take other actions incorporated in its operation algorithm.



If ACK signal is received from «slave», then data transfer begins, which direction was determined by bit R/\overline{W} . Data can be transmitted until receiver responds ACK for each transmitted data byte. That is, after each data byte transfer, the transmitter releases SDA line for one SLC period, so that receiver could sigmnalize if information byte is received or not and if it is ready to receive or not the following one. After NAK respond (while waiting for ACK '1'is transmitted) «master» forms «STOP» state. «Master» may also interrupt transaction to form the state «STOP».

7.6.3 Carrier frequency generation

Controller I^2C I2C1 is clocked from outside. SLC and SDA signals pass through the synchronizer and LPF. Their states are synchronized with the system frequency F_{sys} . This imposes a limit on the minimum frequency value F_{sys} , it must not be less than 8 times exceeding bus exchange frequency. Recommended for speed 100kbit/s $F_{sys} \ge 2MHz$, for speed 400kbit s $F_{sys} \ge 6MHz$.

7.6.4 Interface operation algorythm

The interface has four modes, which are defined in register I2CxCR. They define controller behavior after data byte receipt of transmitdata byte. The states are recorded in the register I2CxST. They are also a source of interrupt request from the controller.

7.6.4.1 Data receipt from «master» After receiving data byte, controller will respond NAK for all subsequent, until I2CxRX register is being read. ACK is automatically formed I2CxRX is being read. Data bytes that have not been confirmed by ACK, are not stored in I2CxRX.

Controller behavior after receiving data byte is set by bit I2CxCR(RMOD).

If I2CxCR(RMOD) = '0', then controller awaits bus «master» respond. It will receive data into shift register and respond NAK to each data byte, until I2CxRX register is read I2CxRX.

If I2CxCR(RMOD) = '1', then controller blocks SCL line and keeps it in state '0' until I2CxRX register is read and bit I2CxST(REC) is cleansed (cleansed automatically when reading I2CxRX).

7.6.4.2 Data transmission to «master» Data transmission to «master» is controlled by bit I2CxCR(TV). If the bit is equal to '1', after receiving address controller confirms it



with ACK state and begins to transmit data located in register I2CxTX. After data byte has been transmitted, bit I2CxCR(TV) is assigned with value I2CxCR(TAV). This allows you to transmit the same byte for all requests without wasting CPU time.

Controller behavior after data transmission «master» and ACK receipt. If «master» responds NAK, the controller will change into START await state lines SLC and SDA. Bit I2CxST (NAK) will take value '1'.

If I2CxCR (TMOD) = '0', then after ACK respond by «master», the controller continues to wait for respond from «master». If it continues data reading operation of data from «slave», then controller will transmit data that should be stored in register I2CxTX.

If I2CxCR (TMOD) = '1', then after ACK respond by «master», the controller blocks SCL line and holds it in a state '0' until bit I2CxCR(TV) is equal to '1'. Use this mode carefully since bus «master» does not have the ability to control the signal SCL, as well as bus operation depends on the software algorithm written by the user for the system where «slave» device operates.

If I2CxCR (TAV) is '1', then controller behavior with any value of bit I2CxCR (TMOD) is the same.



7.6.5 description of registers

Base address I2C1 - 0xC000 1100.

In order to receive real register address add register address displacement to base (initial) address on the bus.

Register	Register displacement	Access	Description
I2CxSAD	$00\mathrm{h}$	RW	«Slave» address register
I2CxCR	04h	RW	Control register
I2CxST	08 h	RW	State register
I2CxMSK	$0\mathrm{Ch}$	RW	Mask register
I2CxRX	10 h	R	Receive data register
I2CxTX	14h	W	Transmit data register

I2CxSAD	«SI	ave	» ad	dres	s reg	iste	r																									
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state															0																	
Description													_															SLV	AD	DR		

8-31 — reserved 0-7 SLVADDR 7-bit «slave» device address

I2CxCR	Control regi	ster					
Bit number	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4	3	2	1	0
Initial state		0		U			0
Description		_	RMOD	TMOD	TV	TAV	EN
5 - 31	_	reserved					
4	RMOD	data receipt mode ('1' - «slave» receives data and holds ${\rm SCL}$ in '0' until data fro	m I2Cx	RX will			
		be read (ACK will be formed and transmitted), '0' - «slave» receives data) and	forms N	AK for			
		given information byte and subsequent, until I2CxRX register will be read					
3	TMOD	data transmit mode ('1' - «slave» transmits one and the same data byte and for	ms NAF	K for all			
		requests after, until $I2CxCR(TV) = '0'$, '0' - «slave» transmits one byte and h	olds SC	L in '0'			
		until $I2CxCR(TV) = '0'$					
2	TV	transmission acknowledgement ('1' - acknowledges data transmission (after tra	nsmissi	on data			
_		byte automatically takes value '0'), '0' - forms NAK and holds SCL in '0'					
		I2CxCR(TMOD))	dopoin				
1	TAV	data transmission is always acknowledged ('1' - permitted, '0' - forbidden)					
-			~~ ·				
0	EN	controller operation enabling ('1' - permitted, '0' - forbidden, lines SCL and	SDA ar	e in 3d			
		state)					
I2CxST	St. t						
Bit number	State regist	er 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3	2 1			

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 00 Initial state O O O Description O	12CxST	Sta	te r	egist	ter																_								
	Bit number		30	29	28	26	25	24	23		19	18	16		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Description — BEC TRA NA	Initial state													0															
	Description											-															REC	TRA	NAK



I2CxMSK	Mask regi	ster			
Bit number	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2	1	0
Initial state		U			
Description			RECE	TRAE	NAKE
3 - 31	_	reserved			
2	REC	byte received ('1' - received (automatically cleansed, when $I2CxRX$ is read), '0' - not in the received ('1' - received (automatically cleansed, when $I2CxRX$ is read).	receive	d)	
1	\mathbf{TRA}	byte transmitted ('1' - transmitted (cleansed by record '1' $_{ m B}$ I2CxST(TRA)))			
0	NAK	NAK formed for request ('1' - NAK formed)). If «slave» address does not coinc	ide wi	th	
		I2CxSAD, then NAK transmit does not affect this bit			
3 - 31	_	reserved			
2	RECE	interruption formation enabling under I2CxST(REC) ('1' - permitted, '0' - forbidden))		
1	TRAE	interruption formation enabling under I2CxST(TRA) ('1' - permitted, '0' - forbidden)		
0	NAKE	interruption formation enabling under I2CxST(NAK) ('1' - permitted, '0' - forbidden)		



I2Cx TX	Transmit d	lata regis	ter																							
Bit number	31 30 29	28 27	26 25	5 24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	3	2	1	0
Initial state										0																
Description							-															ΤI	DAT	Ά		
8-31 0-7	— TDATA	reser 7 tra:	ved nsmit	data	mos	t sigr	nifica	nt t	oits																	
I2Cx RX	Receive da	ta regist	er																							
I2Cx RX Bit number	Receive da 31 30 29	<u> </u>	er 26 25	5 24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	3	2	1	0
		<u> </u>	_	5 24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	3	2	1	0
Bit number		<u> </u>	_	j 24	23	22 21	. 20	19	18		16	15	14	13	12	11	10	9	8	7	6		3 DAT		1	0
Bit number Initial state		<u> </u>	26 25	5 24	23	22 21		19	18		16	15	14	13	12	11	10	9	8	7	6				1	0



7.7 Controller $I^2S(I2Sx)$

7.7.1 Brief characteristics

- data receiver implements, operating in «master» mode;
- compatible with Philips I^2S ;
- sample bit selection: from 16 to 32 bit;
- synchronizing frequency predivision;

7.7.2 Bus general description I^2S

Bus is designed only for audio data processing, while other signals, such as the sub-coding and control signals, are transmitted separately. To minimize the number of required contacts serial bus is used comprising three lines, which includes data transmitting line of two channels with time time multiplexing, selective line and synchronization line.

Since transmitter and receiver have the same clock signals for data transmittion, transmitter as master device must generate a synchroniztion signal, data signal and selective signal. However, in complex systems, there may be several receivers and transmitters and this makes difficult to determine the master. Such systems typically have a drive system for managing digital audio data streams between various devices. Then, the transmitters need to generate data under control of an external synchro signal, and operate as slave devices. In general, I^2S interface consists of two distinct cores - transmitter and receiver. Both can operate in either master or slave mode. To transfer the sound through I^2S one-way minimum 3 lines are required:

- Bit clock SCK (clock);
- Word select WS (channel selection line);
- Data line SD (audio data transmossion line).

Signals WS and SCK are designed only by master device (fig. 17).

Time signal diagram I^2S represented on fig. 18:

WS line indicates which channel data is being transmitted, low level ('0') corresponds with the left channel, high ('1') with right, WS change occurs on negative edge SCK. The transmitter changes SD data line value SD data at the negative edge of the signal SCK, the






Figure 17: Signal direction I^2S




Figure 18: Time signal diagram I^2S

receiver reads at the positive. High word bit is transmitted on the second positive edge of SCK signal after WS signal change.



7.7.3 Description of registers

Base address I^2S - 0xC010 2000

In order to receive real register address add register address displacement to base (initial) address on the bus.

Регистр	Address displacement	Access	Description
I2SxCFG	00h	RW	Receiver setting register
I2SxMSK	04h	RW	Interrupt mask register
I2SxINT	08h	RW	Interrupt register
I2SxRX	$0\mathrm{Ch}$	R	Receive data register

I2SxCFG	Receiver sett	ing register			
Bit number	31 30 29 2	28 27 26 25 24 23 22	21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state		0	0	0	0 0 0 0
					 SWAP INTEN RXEN
Description			RES	PSC	- SW SW
22-31	_	reserved			
16-21	RES	bit amount in written	audio data (sample si	ze)(16-32 bit)	
8 - 15	\mathbf{PSC}	transmitting frequency	division value		
3-7	_	reserved			
2	SWAP	left channel write setti	ng ('1' - into odd add	resses, '0' - even addresses)	
1	INTEN	interrupt enabling ('1'	- permitted, '0' - forb	idden)	
0	RXEN	operation enabling ('1'	- permitted, '0' - for	pidden)	
I2SxMSK	interrupt ma	sk register			
Bit number	31 30 29 2	28 27 26 25 24 23 22	21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state			0		0 0
Description					HSBF LSBF
		For all register bits: ('1'	- permit, '0' - forbide	len)	
2 - 31	— :	reserved			
1	HSBF	upper audio data buffer	is full		
0	LSBF 1	lower audio data buffer	is full		
I2SxINT	Interrupt reg	gister			
Bit number	31 30 29 2	28 27 26 25 24 23 22	21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Initial state			0		0 0
					LS LS
					HSBF_
descriptio					HSBF
		For all register bits: ('1' - permit, '0' - forb	idden)	
2 - 31	_	reserved	• '	<i>'</i>	
1	HSBF ST	upper audio data buff	er is full		
0	LSBF ST	lower audio data buff			



I2SxRX R	iecer	ve reg	gistei	r .																										
Bit number 31	1 30) 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 1	2 1	0
Initial state																														
Description		RX_OUT																												

0-31 RX_OUT received data



7.8 general purpose timer (GPTIMx)

7.8.1 Brief characteristics

- represents decrementing 32-bit spinner;
- predivision 16 bit;
- single-shot and continuous calculating mode;




Figure 19: Block diagramm GPTIMx

Executive timer's part consists of predivision and timer. Predivision and timer represent decrementing spinners with initial value registers, from which it is loaded into spinner after reaching value -1. Fig. 19 represents block diagramm GPTIMx.

7.8.2 Work alogorythm

Timer begins counter after bit TIMxCR(EN) = '1'. is set The internal clock signal after the predivision is applied to the timer spinner. Once its value is -1, an interrupt handling request is formed bit TIMxCR (IP) takes the value = one, value TIMxCNTPER (CNT-PER) is loaded into current spinner value register TIMxCNTVAL (CNTVAL). If continuous operation mode of spinner is set (bit TIMxCR (RS) = one), then these events are recurrent.



If single-shot operation mode is set (bit TIMxCR (RS) = zero), then calculation renewal is not being implemented, spinner is not being decremented.

At any time, the timer can be reset by its initial value at setting bit TIMxCR (LD) = one. Timer period may be calculated by means of the following formula:

 $T_{GPTIM} = T_{sys} \ cdotPSCPER \ cdotCNTPER, \ quadPSCPER \ geq2$

It has to be emphasized, that value TIMxPSCPER(PSCPER) cannot be less then 2, even though such value could be written there.




7.8.3 Register description

Base register addresses GPTIMx:

GPTIM0 - 0xC001 0000 GPTIM1 - 0xC001 0100 GPTIM2 - 0xC001 0200 GPTIM3 - 0xC011 0000 GPTIM4 - 0xC011 0100 GPTIM5 - 0xC011 0200 GPTIM6 - 0xC011 0300

To receive the real address of the register register address displacement is to be added to to base (initial) address on the bus.

Register	Address displacement	Access	Description
TIMxPSCVAL	00h	RW	Predivision current value register
TIMxPSCPER	04h	RW	Predivision initial value register
TIMxCNTVAL	10h	RW	Timer current value register
TIMxCNTPER	14h	RW	Timer initial value register
TIMxCR	18h	RW	Control register





TIMxCNTPER	Ti	mer	initi	al va	lue	regi	ster																							
Bit number	31	30	29	28	27	26	25 2	4 23	22	21	20	19	18	17	16	15	14	13	12	2 1	1	10	9	8	7	6	5 4	3	2 1	0
Initial state														0																
Description		- CNTPER																												
TIMxCR Con	ıtrol	regi	0-	5-31 15			TPEF	-	redi		on	spin	ner	ini	ial	val	ue (pre	div	isic	n j	per	ioc	1)						
Bit number 31	_	-	_	27 1	26	25	24 23	22	21 2	20 1	19	18 1	7 1	.6	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state	50	10	20 1				51 50		21 1			10 1	• [•	0			10	12		10						1		-	1	0
Description											—															IP	ΙE	LD	RS	EN

5-31 — reserved

4 IP attribute of formed interruption ('1' - formed, '0' - no interrupt request), cleansed by record '1' in this bit

- 3 IE permission to form interruption ('1' permitted, '0' forbidden)
- 2 LD timer restart ('1' load TIMxCNTPER(CNTPER) in TIMxCNTVAL(CNTVAL)
- $1 \qquad \qquad {\rm RS} \qquad {\rm timer \ operation \ mode \ ('1' \ \ continious, \ '0' \ \ single-shot)}$
- $0 \qquad \ \ \, EN \quad timer \ operation \ permit \ ('1' permitted, '0' forbidden)$



7.9 Controller Ethernet(Ethernet0)

7.9.1 Brief description

- supports speed 10/100 M Eит/с
- full duplex, semi-duplex operation modes;
- direct RAM access channel;
- communication interfaces MII, RMII support;
- has MDIO interface;
- supports standard IEEE 802.3-2002 и IEEE 802.3Q-2003

Controller Ethernet0 consists of 3 functional models:

- direct memory acces controller (DMAC)
- MDIO
- Ethernet Debug Communication Link (EDCL)(option, see table MP integration)

DMAC is used for data tarnsmission between MP internal memory and Ethernet0 controller. All received and formed fur transmission data bursts are stored in MP internal memory. The receiver and transmitter have separate DMAC.

MDIO is used to configure and control external media conversion (PHY).

EDCL (optional) provides access to the internal peripheral bus via Ethernet network. It uses protocols UDP, IP, ARP. EDCL, uses Ethernet0 receiver and transmitter.

Ethernet0 supports the following standards: IEEE 802.3-2002 and IEEE 802.3Q- 2003 (optional, see table MP integration). The controller does not support packages such as 0x8808, they will not be accepted.

Ethernet0 receiver and transmitter are connected with external media conversion via interface converter Media Independent Interface (MII). Interface Reduced Media Independent Interface (RMII) is also supported.

Size of receiver and transmitter descriptor tables - 1KB.



7.9.2 Clocking

Ethernet0 transmitter and receiver are clocked by external media conversion, clock signals are independent for receiver and transmitter, and are the part of interfaces MII or RMII. Internal control structure are clocked by system frequency Fsys. Controller supports half-duplex and full-duplex operation modes that can work on transmission rates of 10 and 100 Mbit/s. Minimum Fsys required for proper operation at speeds of 10Mbit / s - 2.5MGts, to 100Mb / s - 18MHz. Fsys below the required values may cause packet loss.

7.9.3 Access to internal FIFO receive-transmit buffers.

To enable this feature, you must set CR bit (ramdebugen) = 1. When this mode is enabled, EDCL packets are not received. Ethernet0 controller receiver and transmitter must be switched off or data in FIFO buffers can be damaged.

The controller provides access to the internal receiver and transmitter FIFO buffers of Ethernet0 controller and EDCL. Transmitter buffer is accessed via peripheral bus with displacement from base address to 0x10000 and 0x107FC. A total of 512 32-bit words. Receiver buffer is accessed via peripheral bus with displacement from base address of 0x20000 Total 512 32-bit words. Buffer EDCL is accessed via peripheral bus with displacement from base address of 0x30000. Total 256-16384 32-bit

7.9.4 Transmitter DMAC

Transmitter uses descriptors placed in internal MP memory. Descriptor cannot be changed during transmission.

7.9.4.1 Decriptor setting Descriptor has direction to address where data block and its size are placed. It also contains control information. Data block address must be aligned 32 bits. The descriptor should not be changed until Ethernet0 controller is not set. TD0(EN) = '0'.



TD0	Ethernet0 desc	criptor, part 0 (address displacement 0x0)
Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Description		- AL UE IE WR EN LENGTH
3116		neconicad
		reserved
15	AL	packet not transmitted, since trial amount has exceeded the maximum
14	UE	packet is transmitted incorrectly, since FIFO was completely filled
13	IE	interrupt enabling under packet transmission completion, regardless of whether it is transmitted
		correctly or not
12	WR	permission for descriptor table pointer to receive value 0 after given packet transmission ('1'
12		- permitted, '0' - forbidden). If $WR=0$, then descriptor table pointer is incremented to 8 and
		takes value 0 only after reaching descriptor table border.
11	EN	one descriptor operation enabling ('1' - permitted, '0' - forbidden)
100	LENGTH	data block size for receipt in byte
TD1	Ethernet0 desc	criptor, part 1 (address displacement 0x4)
Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Description		ADDRESS -
	L	
312	ADDRESS	direct to initial memory address, where data for transmission is placed
10	_	reserved

7.9.4.2 Data preparation for transmission Full data packet except CRC is to be placed in the memory starting address must be specified in the descriptor. Package length specified in the descriptor should not exceed 1514 bytes as possible, otherwise the packet will not be transmitted.

7.9.4.3 Data transmission To start data transmission, you need to set the pointer to descriptor table address and set the bit TD0(EN) in the corresponding descriptor. Descriptor table address must be aligned to 1K. Bits 31..10 contain base address of descriptor table, 9..3 - pointer to a specific descriptor (in bytes). The pointer is set to 0 as soon as it exceeds 1KB. In case if bit TD0(WR)='1'is set in some descriptor, then descriptor pointer takes value 0 when it comes to that descriptor.

After address setting data transmission CR(TX _EN)='1'required addresses are to be enabled. this designates that all descriptions are prepared, data transmission is allowed.

7.9.4.4 Descriptor operation after data transmission completion After transmission is complete, the appropriate status bits will be written in TD0 after packet transmission completion described by descriptor. The package is transmitted successfully if TD0(UE) and TD0(AL) have value '0'. TD0(UE)='1', if during transmission FIFO transmitter is empty. TD0(AL)='1' is set if during transmission collisions occurred more than foreseen by protocol. All other TD0 bits are set = '0' after the completion of package transmission. TD1 remains unchanged. Bit TD0(EN) may be used as an indicator that the descriptor is ready to be used as Etherneth controller automatically sets it into '0' after packet transmission.



In addition to displaying information in the descriptor, there are transmitter status bits in the controller: ... (TE) - a transmission error, ... (TI) - interrupt handling request, is set every time when transmission is completed successfully. .. (TA) - data exchange error via peripheral bus. In this case, the transmitter will be stopped.

7.9.5 Receiver DMAC

Receiver uses descriptors placed in internal MP memory. Receiver DMAC is designed to receive data through Ethernet network.

7.9.5.1 Descriptor setting Descriptor has direction to address where data block and its size are placed. Control information is also there. Data block address should be aligned to 32 bit.

TD0	Ethernet0 des	criptor, part 0 (address displacement 0x0)
Bit number	31 30 29 28	
Description		MU Image: Constraint of the second
3127	_	reserved
26	MC	packet destination address is multicast (not transmitted)
2519	_	reserved
18	LE	error, value in "packet length" does not match the number of received bytes
17	OE	error, block was received incorrectly due to receiver buffer overflow
16	CE	error CRC in block
15	\mathbf{FT}	error, received block is above maximum size, the excess part owas rejected
14	AE	error, odd number of halfbytes is received
13	IE	interrupt enabling ('1' - permitted, '0' - forbidden). Interrupts will be generated after packe
12	WR	receipt (bit ETHxCR(RI) should be in '1'), Interrupts are generated regardless of whether the packet receipt completed successfully or an error occurred. descriptor table pointer enabled to take value 0 after given packet transmission ('1' - permitted '0' - forbidden). If WR=0, then descriptor table pointer incremented to 8 and takes value only after raeching descriptor table border.
11	$_{ m EN}$	descriptor operation enabling (field is set last) ('1' - permitted, '0' - forbidden)
100	LENGTH	data block size for transmission in bytes
TD1	Ethernet0 des	criptor, part 1 (address displacement 0x4)
Bit number	31 30 29 28	
description		ADDRESS —
312 10	ADDRESS	memory initial address pointer, where received data placed reserved

7.9.5.2 Data receipt To begin data receipt, it is necessary to set a pointer to descriptor table address and set TD0(EN) bit in the corresponding descriptor. Descriptor table address must be aligned to 1K. Bits 31..10 contain descriptor table base address, 9..3 - pointer to a specific descriptor (in bytes). The pointer is set to 0 as soon as it exceeds 1KB. In case bit



TD0(WR)='1' is set in some descriptor, descriptor pointer takes value 0 when it comes to that descriptor.

After address setting is is necessary to enable data receipt ETHxCR(RE)='1'. This designates that all descriptions are prepared, data transmission is enabled to start.

7.9.5.3 Descriptor processing after date transmission is finished After receipt is completed, bit TD0(EN) has description '0'. Bits TD0(WR) and TD0(IE) have description '0'as well. Amount of received bytes is represented in TD0(LENGTH). Parts of Ethernet frame contain destination address, source address, data type and field. Bits 17..14 in TD0 signalize about receiving errors. After successful receipt all 4 bits have description '0'. Lower 64 byte limit batch is not received and is rejected. Current receiving register is forbidden to be changed before receiving of the first batch with the accepted volume. Bit ETHxST(TS) signalizes about receiving error of the lowerlimit volume batch. Bit ETHxST(IA) signalizes about batch receipt with forbidden MAC address. Bit TD0(FT) signalizes about data batch receipt exceeding maximum allowed size. TDO(LENGHT) field does not garantee correct data receipt. Empty bytes amount lower maximum packet size after word, containing the last byte, is written to memory.



7.9.6 **Description of registers**

Base address Ethernet0 - 0xC000 5000

To get a real registers's add address displacement of a register to the base (initial) address of the bus

Register	Address displacement	Access	Description
ETHxCR	00h	RW	Configuration settings register
ETHxST	$04\mathrm{h}$	RW	State register
ETHxMACMSB	08h	RW	MAC address upper part
ETHxMACLSB	$0\mathrm{Ch}$	RW	MAC address lower part
ETHxTDP	14h	RW	Transmitting descriptor word index
ETHxRDP	18h	RW	Receiving descriptor word index

ETHxCR	Co	ntrol r	egi	ster																																
Bit number	31	30 2	9	28	27	26	25	24 2	3 2	2 2	21 2	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Initial state			0				0					0								0	0	0		0	0	0	0	0	0	0	0					
Description			_				MC	MIE													RI	IT	RE	ΤE												
26-3	1	—		resei	rve	d																														
25		MC		Mul	tia	ddr	ess	condi	ion	st	atus	(':	1'-	per	rmit	ted	,'0	'- f	orbi	dde	n)															
12-2	4	—		resei	rve	d																														
11		ME		pern	nit	to	rece	eive n	ulti	ado	dres	s b	atc	hes	('1	, - p	ern	nitte	ed,	0'-	for	bide	len)												
10		ΡI		pern	nit	int	erru	ption	s wl	ıen	ı cha	ng	ing	the	e sta	atus	of	exte	erna	l PI	ΗY	('1')	- pe	ern	nitt	ed,	'0'	- f	orb	idd	en)					
8-9		—		resei	rve	d																														
7		$^{\rm SP}$;	spee	d ('1'	- 10	0 M6	ит/	c, '	0'-	10	M	бит	/c)																					
6		\mathbf{RS}		reset	t, 1	oit	will	be o	lear	sec	d af	ter	co	ntr	olle	r's i	ese	t co	mp	leti	on,	no	ot h	\mathbf{er}	ор	era	tio	ns	are	to	be					
				cond	luc	ted	wit	h the	\cos	tro	oller	wł	nen	bit	is e	equa	lto	o '1'	('1	- i	nitia	atei	ese	et c	of E)the	erne	et c	cont	rol	ler)					
5		$_{\rm PM}$		recei	ive	all	bat	ches	n sp	oite	e of	des	stin	atio	οnι	init	ado	lres	s (':		per	mitt	ed,	'0	' -	for	bid	den	ı)							

 \mathbf{PM} receive all batches in spite of destination unit address ('1' - permitted, '0' - forbidden)

- 4 FDfull duplex operation ('1' - permitted, '0' - forbidden)
- 3 RIpermit receiver interruptions ('1' - permitted, '0' - forbidden)
- $\mathbf{2}$ ΤI permit transmitter interruptions ('1' - permitted, '0' - forbidden)
 - receipt permit, bit is automatically reset into '0' after receiving of batch is finished. Bit is to \mathbf{RE} be set only after receive descriptor is recorded ('1' - permitted, '0' - forbidden)
 - TEreceipt permit, bit is autimatically reset into zero '0' after receiving of the batch is finished. Set bit only after transmitting descriptor is recorded. ('1' - permitted, '0' - forbidden)

ETHxST	Sta	ate r	egist	er																												
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	8 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial state					-							0												0	0	0	0	0	0	0	0	0
Description												—												\mathbf{PS}	\mathbf{IA}	\mathbf{TS}	\mathbf{TA}	RA	IT	RI	TE	RE
						0	ster	bit	s: (*	1'-	pr	eser	ice (of	an at	trit	oute	,'0 [·]	' - a	bsei	nce	of a	n a	attr	ribu	ıte)						
9-31	L	—		rese	rvee	d																										
8		\mathbf{PS}		PHY	Y st	atus	s ch	ang	es																							
7		IA		pacl	ket '	with	n th	e ad	dre	ss i	nco	nsis	tent	W	vith I	МA	C is	rec	eive	d. I	s ui	ıdeı	c cl	ean	nsin	g b	y r	eco	\mathbf{rd}	'1'		
6		TS		data	a ba	tch	wit	h a	low	er l	imit	t siz	e is	re	eceiv	ed.	ls u	nde	r cl	eans	ing	by	rec	ord	1'1	,						
5		ТА										-			ing i eansi						Coll	isio	ns	in :	sys	tem	ı bı	us	or i	in t	he	
4		RA							-			0			[A ch reco:			Col	lisio	ons	in s	yste	m	bus	5 01	r in	th	e p	roc	ess	of	
				-									_					-														

3 TI batch is received without errors. Is under cleansing by record '1'

1

0



- 2 RI batch is received without errors. Is under cleansing by record '1'
- 1~ TE ~ Batch transmission is discontinued by error. Is under cleansing by record '1'
- $0~~{\rm RE}~~{\rm Batch}$ transmission is discontinued by error. Is under cleansing by record '1'



ETHxMACMSB	MAC address upper part	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	$15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1$
Initial state	0	0
Description	_	4732 bits MAC
16-31 — 0-15 MAC	reserved CMSB two most significant bytes of MAC address	
ETHXMACLSB	MAC address upper part	
Bit number		15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Initial state		
Description	310 bits MAC	g
16-31 — 0-15 MAC	reserved CLSB lower bytes of MAC address	
ETHxTDP Tran	sfer descriptor word index	
Bit number 31 3	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial state	0	0 0
Descriptoon	BASEADDR	DESCPNT -
10-31 BASE 3-9 DESC 0-2 —	ADDRbase address for descriptor words. Address 0xEbe set, only uppermost bits 3110 are recorderedPNTdescriptor indicator, is automatically incrementreserved	ed
ETHxRDP Rece	iving descriptor word index	
Bit number 31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial state	0	0 0
Description	BASEADDR	DESCPNT -
10-31 BASE 3-9 DESC 0-2 —	ADDRbase address for descriptor words. Address 0xEbe set, only uppermost bits 3110 are recorderedPNTdescriptor indicator, is automatically incrementreserved	ed



7.10 PWM controller (PWMx)

7.10.1 Brief characteristics

- single-pulse operation;
- spinner period updatability in the process of operation (under certain conditions);




Figure 20: PWM block diagram

PWM controller (PWM) is used for generating latitudinal pulse-modulated waves. PWM inludes 4 channels and has single pulse mode generating regime, and is subject to change spinner period in the process of operation (subject to the conditions described in the relevant section).

7.10.2 PWM initialization

In order to initialize PWM interface and spinner operation mode must be set in register PWM_CR, and channels which operation needs to be enabled must be chosen. The next step is to set the active / inactive level on / off channel. Additionally, interrupts of applicable channel may be enabled, interrupt enabling is possible under overflow spinner.



7.10.3 PWM operation modes

PWM can be generated at once or intermittently, installation is performed in bit PWM_CR(PULSE_ Spinner is run in three modes: incrementing, decrementing, maximum value increase and decrease to zero mode. Spinner operation mode setting is implemented in bit AUTO_RELOAD Spinner operation mode setting is implemented in bit PWM_CR(AUTO_RELOAD) of control register. Permission to activate spinner period updatability in the process of operation in bit CNT_MODE is granted, but only in case of spinner period operating in bit PWM_CR(CNT_MODE), but only under certain conditions.

7.10.4 PWM Interrupts

Interrupts are of two types: overflow spinner and condition when spinner reaches specific channel value compare register. Interrupts are allowed in control register management, and interrupt request is recorded in PWM INT register.

7.10.5 PWM pulse duration

PWM pulse duration will be determined as the difference between the value of spinner period PWM_CNT and compare register value PWM_CMPCHn, multiplied by intersection of single processor cycle duration and predivision value PWM_PSC. PWM impulse active level duration will be determined as the difference between spinner period value PWM_CNT and compare register value PWM_CMPCHn, multiplied by intersection of single processor cycle duration and the predivision value PWM_PSC.

$$T_{ACT} = (T_{cnt} - T_{cmpch}) \cdot T_{sys} \cdot (PSC + 1)$$



7.10.6 Description of registors

Base address PWM - 0xC001 2000. To receive the real address of the register add register address displacement to base (initial) address on the bus

Annotation: compare registers under n=[0;3] will have the following displacement addresses

PWMxCMPCH0 - 0x20 PWMxCMPCH1 - 0x24 PWMxCMPCH2 - 0x28 PWMxCMPCH3 - 0x2C

Register	Address displacement	Access	Description		
PWMxCR	00h	RW	Control register		
PWMxINT	$04\mathrm{h}$	RW	Interrupt register		
PWMxCNTVAL	VAL 08h		Current spinner value register		
PWMxPSC	$0\mathrm{Ch}$	RW	Predivision value register		
PWMxCNT	T 10h		Spinner period register		
PWMxCMPCHn	0x20-0x2Ch	RW	Spinner period register		

PWMx	CR Control register																							
Bit num	ber 31 30 29 28	27 26 25	24 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3	2 1	0
Initial sta	ate 0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0
Descripti	ion		CH3MODE	CH2MODE	CHIMODE	CH0MODE	EN_CH3_IRQ	EN_CH2_IRQ	EN_CH1_IRQ	EN_CH0_IRQ	OUT_LVL_3	OUT_LVL_2	OUT_LVL_1	OUT_LVL_0	CH_EN_3	CH_EN_2	CH_EN_1	CH_EN_0			OVF_IRQ	CNT_MODE	AUTO RELOAD	PULSE_MODE
24-31	_	reserved																						
23	CH3 MODE	Active lev	el set	ting	of	swit	che	d cł	nani	nel :	3 ('0)' –	log	ic 0,	,1	- le	ogic	1)						
22	CH2_MODE	Active lev	el set	ting	of	swit	che	d cł	nan	nel :	2 ('0)' –	log	ic 0,	,1	- le	ogic	1)						
21	CH1_MODE	Active lev	el set	ting	of	swit	che	d cł	nan	nel	1 ('()' –	log	ic 0,	,1	- le	ogic	1)						
20	CH0_MODE	Active lev	Active level setting of switched channel 0 ('0' – logic 0, '1' – logic 1)																					
19	EN_CH3_IRQ	Interrupt	enabl	ing	for	chai	nnel	13 ((0)	– fo	rbic	lder	ı, '1	' - :	peri	mitt	ed)							
18	$EN_{CH2}IRQ$	Interrupt	enabl	ing	for	chai	nnel	12 ((0)	– fo	rbic	lder	ı, '1	' - :	peri	mitt	ed)							
17	EN_CH1_IRQ	Interrupt	enabl	ing	for	chai	nnel	11((0)	– fo	rbic	lder	ı, '1	' - :	peri	mitt	ed)							
16	$EN_{CH0}IRQ$	Interrupt enabling for channel 0 ('0' – forbidden, '1' – permitted)																						
15	OUT_LVL_3	Inactive level setting of switched channel 3 ('0' - logic 0, '1' - logic 1)																						
14	OUT_LVL_2	Inactive l	evel s	ettir	ig o	f sw	itch	ned	$_{\rm cha}$	nne	12((0)	- lo	gic	0, '	1' –	log	ic 1)					
13	OUT_LVL_1	Inactive l	evel s	ettir	ig o	f sw	itch	ned	$^{\rm cha}$	nne	l 1 (('0'	– lo	gic	0, '	1'-	log	ic 1)					
12	OUT_LVL_0	Inactive l	evel s	ettir	ig o	f sw	itch	ned	$_{\rm cha}$	nne	10((0)	- lo	gic	0, '	1' –	log	ic 1)					
11	CH_EN3	Interrupt	enabl	ing	for	chai	nnel	13 ((0)	– fo	rbic	lder	ı, '1	' - :	peri	mitt	ed)							
10	CH_EN2	Interrupt	enabl	ing	for	cha	nnel	12 ((0)	– fo	rbic	lder	ı, '1	' - :	peri	mitt	ed)							
9	CH_EN1	Interrupt	enabl	ing	for	chai	nnel	11((0)	– fo	rbic	lder	ı, '1	' - :	peri	mitt	ed)							
8	CH_EN0	Interrupt	enabl	ing	for	chai	nnel	la O	('0	' – f	orb	idde	en, '	1'-	pe	rmit	ted	l)						
5-7	_	reserved																						
4	OVF_IRQ	Interrupt	enabl	ing	und	ler s	pin	ner	ove	rflov	w ('	0' –	for	bido	len,	$^{\prime}1^{\prime}$	– p	erm	itt	ed)				
2-3	CNT_MODE	Spinner c	perati	on	mod	le se	ettir	ıg:	10 -	- sp	inne	er ir	ıcre	ases	to	maz	kim	um	val	ue,	and	the	ı de	creas
	—	to zero 01																						



1AUTO_RELOADSpinner period enabling in the process of operation ('0' - forbidden, '1' - permitted)0PULSE_MODEРазрешение работы в однократном режиме ('0' - forbidden, '1' - permitted)



PW Mx IN 7	Γ Interrupt register	٦
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
Initial state		
	B B B B B B B B B B B B B B B B B B B	
Description		5
4-31	— reserved	
3	CH3 IRQ Channel 3 spinner reached compare register value	
2	CH2 IRQ Channel 2 spinner reached compare register value	
1	CH1_IRQ Channel 1 spinner reached compare register value	
0	CH0_IRQ Channel 0 spinner reached compare register value	
DUN ON		
PWMxCN Bit number	TVAL Current spinner value register 31 30 29 28 27 26 25 24 23 22 21 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Initial state	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Description	- CNT_VAL	
	· · · · · · · · · · · · · · · · · · ·	
16-31	- reserved	
0 - 15	CNT_VAL Curent spinner value	
PWMxPS	C Predivision value register	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Initial state		
Description	– PSC	
16-3	1 — reserved	
0-15		
0-10		
PWMxCN	T Spinner period register	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Initial state	0 0	
Description	CNT_PER	
16 - 31	— reserved	
0 - 15	CNT PER Spinner period value	
PWMxCM		
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Initial state	0 0 CMB_VAT	
Description	CMP_VAL	
16 - 31	- reserved	
0 - 15	CMP VAL Channel compare register value	



8 Processor's pinmap assignation

8.1 Processor input/output table QFP256

Условные обозначения

s	подсоединение к линиям электропитания
i	вход
0	выход
а	вход/выход аналоговых сигналов
nc	не подсоединен
vdd	1.8В ядро
VSS	gnd питания ядра
dvss	3.3В порты ввода/вывода
dvdd	gnd питания портов
vdd_pll	1.8B ядро PLL
vss_pll	gnd питания ядра PLL
avdd_pll	1.8В аналоговые блоки PLL
avss_pll	gnd питания аналоговых блоков PLL
$avss_dac$	gnd питания аналоговых блоков DAC
$\operatorname{avdd}_\operatorname{dac}$	1.8В аналоговые блоки DAC
vdd_conv	1.8В ядра конверторов (АЦП/ЦАП)
vss_conv	gnd питания ядер конверторов (АЦП/ЦАП)
avss_adc	gnd питания аналоговых блоков DAC
avdd_adc	1.8В аналоговые блоки DAC

Nº	Тип	Порт	Бит порта	Альтернативная	Примечания
				функция	
1	i/o		0	usb0 data[0]	
2	i/o		1	$usb0_data[1]$	
3	i/o	GPIOF	2	usb0_data[2]	
4	i/o	Grior	3	usb0_data[3]	
5	i/o		4	usb0_data[4]	
6	i/o		5	usb0 data[5]	
7	s	dvss			
8	i/o		6	usb0_data[6]	
9	i/o		7	usb0 data[7]	
10	i/o		8	usb0_nxt	
11	i/o	GPIOF	9	usb0_dir	
12	i/o		10	usb0_stp	
13	i/o	1	11	usb0_urstdrive	
14	i/o		12	usb0_reset	
15	i/o		27	em_bexcn	
16	i/o		26	em_brdyn	
17	i/o	GPIOE	25	$em_sdram_dqm[3]$	
18	i/o	GIIOE	24	em_sdram_dqm[2]	
19	i/o		23	em_sdram_dqm[1]	
20	i/o		22	$em_sdram_dqm[0]$	
21	i/o		21	em_writen	
22	i/o	GPIOD	31	$em_{data[31]}$	
23	i/o	GPIOE	0	$em_ramsn[0]$	
24	s	vdd			
25	s	V SS			
26	s	dvss			
27	s	dvdd			
28	s	vdd_pll			
29	s	vss_pll			



№	Тип	Порт	Бит порта	Альтернативная функция	Примечания
30	s	avdd_pll			
31	s	$avss_pll$			
32	s			pad_a	
33	s	avss_tpll			
34	s	avdd_tpll			
35	s			pad_b	
36	s	avss_tpll			
37	i/o		20	em_read	
38	i/o		19	em_oen	
39	i/o	GPIOE	18	em_iosn	
40	i/o	GIIOE	17	$em_{romsn}[1]$	
41	i/o		16	$em_romsn[0]$	
42	i/o		15	$em_mben[3]$	
43	s	vdd			
44	s	V SS			
45	i/o		14	$em_mben[2]$	
46	i/o		13	em_mben[1]	
47	i/o		12	$em_mben[0]$	
48	i/o		11	$em_wrn[3]$	
49	i/o		10	em_wrn[2]	
50	i/o	GPIOE	6	em_ramoen[2]	
51	i/o		5	em_ramoen[1]	
52	i/o		4	$em_ramoen[0]$	
53	i/o		3	$em_{ramsn}[3]$	
54	i/o		2	$em_ramsn[2]$	
55	i/o		1	em_ramsn[1]	
56	s	dvss			
57	s	dvdd			
58	s	vdd			
59	s	$\rm vss$			
60	i/o		30	$em_{data[30]}$	
61	i/o	GPIOD	29	$em_{data[29]}$	
62	i/o	GIIOD	28	$em_{data[28]}$	
63	i/o		27	$em_{data[27]}$	
64	s	dvss			
65	i/o		9	$em_wrn[1]$	
66	i/o	GPIOE	8	$em_wrn[0]$	
67	i/o		7	em_ramoen[3]	
68	i/o		26	$em_{data[26]}$	
69	i/o	GPIOD	25	$em_{data[25]}$	
70	i/o		24	$em_{data[24]}$	
71	s	dvss			
72	i/o		23	$em_{data[23]}$	
73	i/o		22	$em_{data[22]}$	
74	i/o		21	$em_{data[21]}$	
75	i/o		20	$em_{data[20]}$	
76	i/o	GPIOD	19	$em_{data[19]}$	
77	i/o		18	$em_{data[18]}$	
78	i/o		17	$em_{data[17]}$	
79	i/o		16	$em_{data[16]}$	



№	Тип	Порт	Бит порта	Альтернативная функция	Примечания
80	i/o		15	$em_{data[15]}$	
81	i/o		14	$em_{data[14]}$	
82	s	vdd			
83	s	vss			
84	s	dvss			
85	s	dvdd			
86	i/o		13	em_data[13]	
87	i/o	-	12	em_data[12]	
88	i/o		11	em_data[11]	
89	i/o	GPIOD	10	em_data[10]	
90	i/o		9	em_data[9]	
91	i/o		8	em_data[8]	
92	i/o		7	em_data[7]	
93	i/o		6	em_data[6]	
94	s	vdd			
95	s	VSS		1. [#1	
96	i/o	-	5	em_data[5]	
97	i/o		4	em_data[4]	
98	i/o	GPIOD	3	em_data[3]	
99 100	i/o i/o		2	em_data[2]	
100	i/o		0	em_data[1] em_data[0]	
101	s	dvss	0		
102		dvdd			
103	s	vdd			
104	s	vau vss			
105	i/o	667	27	i2s ws	
100	i/o		26	i2s sd	
108	i/o	-	25	i2s_sck	
109	i/o		23	uart2 txd	
110	i/o		21	uart2_txd	
111	i/o		20	em sdram casn	
112	i/o		19	em sdram rasn	
113	i/o		18	em sdram sdwen	
114	i/o	GPIOC	17	em_sdram_sdcsn[1]	
115	i/o		16	em sdram sdcsn[0]	
116	i/o	1	15	em_sdram_sdcke[1]	
117	i/o	1	14	em_sdram_sdcke[0]	
118	i/o]	11	uart0_txd	
119	i/o		10	uart0_rxd	
120	i/o		9	$spi0_ssl[2]$	
121	i/o		8	spi0_ssl[1]	
122	s	dvss			
123	i/o		7	spi0_ssl[0]	
124	i/o		6	spi0_aready	
125	i/o		5	spi0_astart_o	
126	i/o	GPIOC	4	spi0_astart_i	
127	i/o		3	spi0_spisel	
128	i/o		2	spi0_miso	
129	i/o		1	spi0_mosi	



₽	Тип	Порт	Бит порта	Альтернативная функция	Примечания
130	i/o		0	spi0 sck	
131	i/o		29	em addr[29]	
132	i/o		28	em_addr[28]	
133	i/o	GPIOB	27	em_addr[27]	
134	i/o		26	em addr[26]	
135	s	dvss			
136	i/o		25	em_addr[25]	
137	i/o		24	em addr[24]	
138	i/o		25	$em_addr[23]$	
139	i/o		24	$em_{addr[22]}$	
140	i/o		23	em addr[21]	
141	i/o	GPIOB	20	em addr[20]	
142	i/o		19	em addr[19]	
143	i/o		18	em addr[18]	
144	i/o		17	em_addr[17]	
145	i/o		16	em_addr[16]	
146	s	vdd			
147	s	vss			
148	s	dvss			
149	s	dvdd			
150	i/o		15	em_addr[15]	
151	i/o		14	em_addr[14]	
152	i/o		13	em_addr[13]	
153	i/o		12	em_addr[12]	
154	i/o	GPIOB	11	$em_addr[11]$	
155	i/o		10	$em_addr[10]$	
156	i/o		9	em_addr[9]	
157	i/o		8	em_addr[8]	
158	i/o		7	em_addr[7]	
159	i/o		6	em_addr[6]	
160	s	vdd			
161	s	VSS			
162	i/o		5	em_addr[5]	
163	i/o		4	em_addr[4]	
164	i/o	GPIOB	3	em_addr[3]	
165	i/o		2	em_addr[2]	
166	i/o		1	em_addr[1]	
167	i/o		0	em_addr[0]	
168 169	i/o i/o		29 28	pwm_out[3] pwm_out[2]	
169	1/0 i/o		28	pwm_out[2] pwm_out[1]	
170	i/o i/o		27	pwm_out[1] pwm_out[0]	
171 172	i/o		26	uart1 rtsn	
172	i/o	GPIOA	23	uart1 ctsn	
174	i/o		23	uart1 txd	
175	i/o		20	uart1 rxd	
176	i/o		21	i2c0 sda	
177	i/o		20	i2c0 scl	
178	s	dvss			
	s	dvdd			
179	s	dvdd			




N⁰	Тип	Порт	Бит порта	Альтернативная функция	Примечания
180	s	vdd		_Ф ункция	
180	s	vau vss			
182	i/o	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	19	eth0 reset	
183	i/o		18	eth0 mdint	
184	i/o	GPIOA	17	eth0 mdc	
185	i/o		16	eth0_mdio	
186	s	dvss			
187	i/o		15	eth0_rx_clk	
188	i/o		14	eth0 rxd[3]	
189	i/o		13	eth0 rxd[2]	
190	i/o	GPIOA	12	$eth0 _rxd[1]$	
191	i/o		11	eth0_rxd[0]	
192	i/o		10	eth0_rx_er	
193	i/o		9	eth0_rx_dv	
194	i			en_rcfg	
195	s	dvss			
196	S .	dvdd			
197	i			trst	JTAG (IEEE 1149.1)
198	i			tck	_
199	i i			tms	
200				st[0]	
201 202	0	dvss		cr[0]	
202	s	uvss		tdi	JTAG (IEEE 1149.1)
203	0			tdo	JIAG (IEEE 1149.1)
204	i			wakeup	
205	i			prom width[0]	
200	i			nmi	
208	i			reset	
209	i			rref	
210	0			vref	
211	0			dac[0]	
212	0			dac[1]	
213	s	avss dac			
214	s	 avdd dac			
215	s	vdd conv			
216	s	vss_conv			
217	0			vref_adc	
218	i			adc[0]	
219	i			adc[1]	
220	i			adc[2]	
221	s	avss_adc			
222	s	avdd_adc			
223	i			adc[3]	
224	i			adc[4]	
225	i			adc[5]	
226	i			adc[6]	
227	i			adc[7]	
228	i			start_addr[1]	
229	i/o		8	$eth0 _rx _crs$	

GPIOA



Nº	Тип	Порт	Бит порта	Альтернативная	Примечания
				функция	
230	i/o		7	$eth0_tx_clk$	
231	i/o		6	$eth0_txd[3]$	
232	i/o		5	$eth0_txd[2]$	
233	i/o		4	$eth0_txd[1]$	
234	i/o		3	$eth0_txd[0]$	
235	s	dvss			
236	s	dvdd			
237	s	vdd			
238	s	V SS			
239	i			osc_main_in	
240	0			osc_main_out	
241	s	dvss			
242	i/o		2	eth0_tx_er	
243	i/o	GPIOA	1	eth0_tx_en	
244	i/o		0	$eth0_rx_col$	
245	i			$osc32k_i$	
246	0			osc32k_out	
247	i			usb_clk	
248	i/o		29	rtc0_a	
249	i/o		28	i2c1_sda	
250	i/o		27	i2c1_scl	
251	i/o		20	spi1_spisel	
252	i/o	GPIOF	19	spi1_miso	
253	i/o		18	spi1_mosi	
254	i/o		17	spi1_sck	
255	i/o		14	uart3_txd	
256	i/o		13	uart3_rxd	








Figure 21: Processor input/output diagram



9 Electric characteristics

9.1 Electrical characteristics of input-output ports

Para	meter	conditions	Min.	Typ.	Max.
V_{IL}	Low-level input voltage, V	CMOS, LVTTL	-0,3		0,8
V_{IH}	High-level input voltage, V		2,0		5.5
I_{IL}	Low-level input current, mcA	$V_{in} = V_{SS}$	-10		10
I_{IH}	High-level input current, mcA	$V_{in} = DVDD$	-10		10
V_{OL}	Low-level output voltage, V	$I_{OL} = -12 \mathrm{mA}$	0		0, 4
V_{OH}	High-level output voltage, v	$I_{OH} = 12 \text{MA}$	2.4		3.6
	High-level raising register, kOhm		68,2		118, 1
	Low-level raising register , kOhm		30,2		80,6

Table 14: Electrical characteristics of input-output ports